1 INTRODUCTION

MCMC is a class of stochastic algorithms which generate random samples from a given probability distribution. They are widely used in statistical applications, ranging from machine learning [1], [2], [3], statistical physics [4], [5] and geostatistics [6] to medical imaging [7], genetics [8], phylogenetics [9], computational biology [10], [11] and stochastic optimization [12], [13]. Sampling from a distribution is fundamental in these applications because we are typically interested in performing the following task: Monte Carlo Integration: Estimate the expectation of a function \( f(x) \) under a probability distribution with density \( p(x) \), i.e. compute the following integral:

\[
E_p[f(x)] = \int f(x)p(x)dx
\]

where \( x \) is a random variable of interest. Most problems in the above fields (e.g. parameter inference, prediction, model comparison) can be expressed in the above form.

Because an analytical solution to the integral is usually not available and deterministic numerical methods become inefficient in large dimensions [5], stochastic estimators such as MCMC are often the methods of choice. MCMC estimates (1) by drawing samples from \( p(x) \) (the target distribution) and computing the following approximation:

\[
\hat{E}_p[f(x)] = \frac{1}{N} \sum_{i=1}^{N} f(x^{(i)})
\]

where \( x^{(i)}, i \in \{1,...,N\} \) are samples taken from \( p(x) \). The variance of this estimator reduces linearly with \( N \). MCMC’s ability to sample from arbitrary target distributions has made it the mainstream method to perform Bayesian inference for complex probabilistic models.

In this paper, we examine a family of advanced MCMC methods (population-based MCMC [14]) which are designed to address a particular type of complexity in the target distribution, called multi-modality. Multi-modal distributions have multiple separate modes and appear in many problems, e.g. inference on Restricted Boltzmann Machines [1] and mixture models [14], [15], genetics [8], [9] and biological simulations [11].

Population-based MCMC samplers often require large runtimes when applied to modern Bayesian problems of this type, e.g. runtimes of weeks or months are common in [2], [3], [4], [8], [10], [16]. This is due to: 1) The massive size of data sets in Bayesian inference applications. For example, topic models use large text databases [2], while genetic studies use whole genomes of thousands of individuals [8], [9]. In all these problems, it is necessary to process the whole data set to compute the density of the target distribution. Because one density evaluation is needed at each MCMC step, using MCMC with big data is extremely intensive computationally. 2) The fact that population-based MCMC uses a population of Markov chains (typically dozens of chains instead of the single chain used by basic MCMC). 3) The fact that multiple MCMC runs are performed in most settings to confirm convergence and approximate the variance of (2) [7]. 4) The problems of slow convergence (the time until the sampler converges to the “correct” distribution) and slow mixing (how fast the sampler explores the distribution). We often need a large \( N \) to get a satisfactory variance in (2).

Because runtimes often become impractical, practitioners are forced to collect fewer samples (which increases...
variance) or use simpler models and/or fewer data, compromising the effectiveness of the analysis. In order to handle this computational burden, it is insufficient to rely solely on more efficient MCMC algorithms. It is equally important to leverage the power of modern hardware accelerators, such as multi-core Central Processing Units (CPUs), Graphics Processing Units (GPUs) and Field-Programmable Gate Arrays (FPGAs). Even more crucially, understanding of the properties of the underlying hardware is not only necessary during the implementation stage of MCMC; certain computational or algorithmic structures map favorably to existing parallel architectures and this should affect choices during the algorithmic and architectural design stages of population-based MCMC and MCMC methods in general.

Here, we present an endeavour towards this direction, targeting Parallel Tempering (PT) [17], the most popular population-based MCMC method. We present optimized implementations in three hardware platforms: multi-core CPUs, GPUs and FPGAs. As a benchmark, we perform Bayesian inference on a mixture model [15], which is representative of multi-modal problems. In more detail, the contributions of this work are:

1) Three optimized accelerators (for CPUs, GPUs and FPGAs) for population-based MCMC which employ double precision and deliver speedups of up to 16.1x, 165x and 174x respectively over a single-core CPU.
2) Two novel, custom precision methods for population-based MCMC, which allow us to reduce runtimes without affecting sampling quality. The methods either use a weighting scheme to correct errors (Weighted PT - WPT) or use custom precision in parts of the algorithm which do not affect output accuracy (Mixed-Precision PT - MPPT). A theoretical proof of the accuracy of the latter is included.
3) Mappings of these methods to CPUs, GPUs and FPGAs, which result in further speedups of up to 1.4x, 3.2x and 6.5x respectively over the baseline implementations.
4) A precision optimization process for WPT and MPPT on FPGAs and a kernel optimization process for GPU accelerators, which maximize sampling throughput.
5) An investigation of the way the performance of the accelerators scales with the size of the chain population and the size of the data set and results on the power and cost efficiency of each accelerator.

2 Background

2.1 MCMC principles

MCMC draws samples from a distribution $p(x)$ by constructing a Markov chain [5]. Each state of the chain represents a random sample. A transition kernel is used to generate a sample, given the previous one (i.e. update the chain). The kernel comprises two steps: 1) Propose a sample using an easy-to-sample distribution, e.g. a Normal with mean equal to the previous sample, 2) Compute the probability of the proposed sample according to the target density and accept or reject the sample using some criterion.

The details of each step vary between kernels ([7], [14], [18]), making each kernel suitable for distributions with specific characteristics (e.g. correlations, multi-modality). The goal is to achieve fast convergence and mixing.

2.2 Population-based MCMC and PT

When sampling from multi-modal distributions, elementary kernels (e.g. Metropolis [18]) tend to get “stuck” in one of the modes [6], [14], resulting in slow convergence and mixing. Here, we focus on a family of MCMC methods designed to tackle this problem: population-based MCMC. Population-based MCMC instantiates a population of Markov chains, each of them sampling from a slightly different distribution. Certain types of interactions are introduced between the chains, which help to improve the algorithm’s convergence and mixing properties [14].

More specifically, we examine a representative population-based method called Parallel Tempering (PT) [17]. Fig. 1 shows the pseudocode of PT. The chain population consists of $m$ chains and chain $j$ ($j \in \{1,...,m\}$) samples from a distribution with density $p_j(x)$:

$$p_j(x) = p(x)^{1/T_j}, j \in \{1,...,m\}$$

where $T_j$ (with $1 = T_1 < T_2 < ... < T_m$) is the temperature of chain $j$. The density $p_j(x)$ is the target density $p(x)$ (since $T_1 = 1$). The remaining densities are “tempered” versions of $p(x)$. Temperatures increase with higher $j$, which results in gradually smoother densities, i.e. closer to uniform. Practically, this means that “hot” chains move quickly in the state space (they jump more easily between the now smoothed modes), while “cold” chains move slowly but sample from distributions closer to the target $p(x)$.

The algorithm performs $N$ iterations (loop in line 1 of Fig. 1) in order to draw $N$ samples from the target distribution $p_1(x) = p(x)$. Samples from the tempered (auxiliary) distributions are discarded. Every iteration comprises a Global update (line 2) and a Global exchange (line 9).

During the Global update of iteration $i$, the current samples of all chains $(x_1^{(i)},...,x_m^{(i)})$ are updated using separate Metropolis transition kernels (loop in line 3). Each kernel samples from the distribution of the corresponding chain (see (3)). The proposal and accept/reject steps of the kernel are shown in lines 4 and 5-7. The latter requires computing the probability of the proposed sample using the target density of the chain $(p_j(y^{(i)})$ for iteration $j$ and chain $j$).

During Global exchanges, PT attempts interactions between chain pairs; sample exchanges are proposed between all odd pairs of neighboring chains, i.e. $(1,2),...,(m-1,m)$ or all even pairs of neighboring chains, i.e. $(2,3),...,(m-2,m-1)$ (in a rotating order - line 10). These exchanges push samples from the “hot” chains to the “colder” ones and eventually to the first (coldest) chain, helping it escape from isolated modes (thus enhancing mixing).

The choice of the number of chains and their temperatures is important for this enhancement to be significant [11], [14] but it is outside the scope of this paper. The temperature of chain $j$ is set to $(\frac{m}{m+1})^{1/(B+1):N}$, which is suitable for the target in Section 2.4 [16]. Only the samples $x_1^{(B+1):N}$
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TC.2015.2439256, IEEE Transactions on Computers

This work only considers this part in the general case. Nevertheless, it is common in Bayesian problems to use independent and identically distributed (i.i.d.) data. This leads to a density which is equal to the product of the sub-densities of all the data (or the sum if for log-densities). This work only considers this form of density parallelism (Section 2.4), because: 1) It is widely used and representative of many applications (e.g. [3], [16], [19]), 2) Several MCMC algorithms are designed to address this specific form of likelihood [20], 3) The kinds of computations involved in the case study of Section 2.4 (Gaussian evaluations, reductions, exponents, logarithms) are very common, even in non-i.i.d. problems.

### 2.4 Case study: Bayesian inference on mixture models

Mixture models are a powerful family of probabilistic models used in numerous fields [15]. Multi-modal target distributions often appear when performing inference on these models. Hence, they are representative of the problems on which PT is applied. A Gaussian mixture model taken from [16] is used here. This model obeys the i.i.d. principle described in the previous section. It allows us to easily scale the data-related computational load, i.e. the available parallelism in intra-chain computations.

A set of i.i.d. data \( D_{1:n} \), where \( D_i \in \mathbb{R} \) for \( i = \{1, ..., n\} \), is given. Each observation is distributed according to:

\[
p(D_i | \mu_{1:k}, \sigma_{1:k}, a_{1:k-1}) = \sum_{i=1}^{k} a_i f(D_i | \mu_i, \sigma_i)
\]

Here, \( f \) denotes the density of a univariate Gaussian distribution, \( k \) is the number of mixture components and \( \mu_{1:k}, \sigma_{1:k} \) and \( a_{1:k-1} \) are the parameters of the model (means, variances and weights of components respectively). We use \( k = 4, \sigma_i = 0.55 \) and \( a_i = a = 1/k \) for \( i = \{1, ..., k\} \) and \( \mu_{1:4} \) is the unknown parameter, as in [16]. The prior distribution on \( \mu_{1:4} \) is a four-dimensional uniform. The data \( D_{1:n} \) are simulated using \( \mu_{1:4} = (-3, 0, 3, 6) \). Due to the i.i.d. assumption, the likelihood is a product of sub-densities:

\[
p(D_{1:n} | \mu_{1:4}) = \prod_{j=1}^{n} p(D_j | \mu_{1:4}, \sigma_{1:4}, a_{1:3})
\]

If \( p(\mu_{1:4}) \) is the prior, the posterior density of \( \mu_{1:4} \) (which is the target density and admits 24 modes) is given by:

\[
p(\mu_{1:4} | D_{1:n}) = p(D_{1:n} | \mu_{1:4}) p(\mu_{1:4})
\]

The main parameters of PT and the parameters of the mixture model target distribution are shown in Table 1.

### 3 Related work

CPU-based work on accelerating PT has focused on lifting the inter-processor communication bottleneck caused by...
chain interactions. In [12], this is done via a decentralized exchange method, implemented on a CPU cluster. The method scales better than centralized code. In [21], a scheme to allocate chains to CPU cores in order to minimize CPU idle time is proposed. In Section 4.1.1 we show how these overheads can be avoided in FPGAs.

Most GPU and FPGA-based works have been limited to exploiting inter-chain parallelism in a straightforward manner. In [16], a GPU implementation of PT achieves one to two orders of magnitude acceleration over a CPU by mapping each chain to a separate thread. In [22], a GPU is used to accelerate DEMCMC, another population-based MCMC method, achieving a 100x speedup over a CPU.

[4] and [3] use small numbers of parallel PT chains in FPGA implementations but the focus of these works is on exploiting the form of the target density to maximize performance. [23] and [24] present FPGA architectures for PT, which exploit custom arithmetic precision and outperform a GPU by up to 15x. [25] propose a precision optimization method for FPGAs, applicable to any MCMC algorithm which delivers a 4x speedup over double precision.

In contrast to the above works which focus on specific platforms, we study the suitability of all three platforms for accelerating PT. This is also the first work that jointly examines how each platform’s performance scales with the number of chains and the size of the data. Previous works investigate only one or none of the above. In addition, we present, for the first time in MCMC literature, a power and cost efficiency assessment of PT in various platforms.

Section 4.1.3 builds upon [16] by introducing intra-chain parallelism and other enhancements (including optimal GPU kernel configuration) in order to maximize the performance of the GPU implementation. Unlike [16], we also show how speedups scale with data size.

Additionally, this paper focuses on the use of custom precision as a novel means to accelerate MCMC computations. One of the methods presented here to achieve this (MPPT) is based on the idea proposed in [23] but the present paper also: 1) Introduces an enhanced FPGA architecture for MPPT, 2) Applies the MPPT method to the CPU and GPU, 3) Proposes an entirely novel method (WPT) which is also based on custom precision but uses importance weights to correct errors. WPT is mapped to CPUs, GPUs and FPGAs, 4) Includes results on FPGA precision optimization for WPT/MPPT, GPU kernel optimization and the scaling of performance with data size, 5) Presents highly optimized CPU and GPU implementations for all methods, in contrast to the naive implementations of [23].

Custom precision in MCMC has also been employed in [24] and [25]. In [24], custom precision is used throughout the MCMC method, resulting in biased sampling. No formal way is provided to quantify the bias (and choose a precision accordingly) before sampling starts. [25] follow the same approach but supplement it with a precision optimization method for FPGAs; pre-runs are used to quantify the bias of all candidate precisions and the minimum precision which satisfies a user-defined bias threshold is chosen. In contrast, the custom precision methods presented here: 1) Are tailored for PT and exploit specific characteristics of the algorithm, 2) Guarantee unbiased sampling (despite the use of reduced precision) by trading MCMC mixing for speedup instead of MCMC accuracy for speedup.

4 ACCELERATING PT

The PT code in Fig. 1 was first implemented in C++ using double precision arithmetic and without exploiting parallelism. We use this sequential implementation as reference. Section 4.1 describes the baseline accelerators (which use double precision) in each platform. Section 4.2 proposes two custom precision methods to improve PT’s efficiency. Section 4.3 maps these methods to the three platforms.

4.1 Baseline accelerators

4.1.1 FPGA

Here, we propose a baseline hardware architecture for PT in double floating point precision. Fig. 2 shows the block diagram of the architecture. There are four computational blocks (Sample Proposal, Probability Evaluation, Accept/Reject and Exchange), three memories (Sample, Probability and Data) and three random number generators.

The implementation is based on extensively pipelining all computational blocks. Pipelining is possible because PT chains perform the same computations on different data during Global updates and exchanges. The system can be thought of as a long pipeline which works iteratively, performing the same steps for each Global update/exchange.

One MCMC iteration (outer loop in Fig. 1) includes the following: The current samples of all parallel chains (x_j for all j ∈ {1,...,m}) are read from Sample memory and forwarded to the Sample Proposal block. The Sample Proposal block proposes candidate samples y_j by adding Gaussian random numbers to the current samples. The candidates are then moved to the Probability Evaluation block (shown in Fig. 3), which computes the candidate probabilities p_j(y_j). This is done by calculating n probability sub-densities (n is the number of data), finding their logarithms and summing them to get the total log-density. For big n, the whole computation takes a large number of cycles and becomes the bottleneck of the system. To reduce this bottleneck, we instantiate as many parallel pipelines inside this block as allowed by the chip size. Moreover, since each sub-density requires that a datum be read from the Data memory, the Data memory is designed to provide data to all pipelines in parallel at the same cycle (each memory address stores multiple data). An adder tree performs the reduction. The Accept/Reject block receives the candidate probabilities p_j(y_j) and reads the previous probabilities of each chain (p_j(x_j)) from Probability memory. It also computes the temperature T_j = (m/\pi_j)^2. All these values (along with a uniform random number) are used to find the Metropolis ratio and accept or reject each candidate sample.

The above steps comprise the update operation. The updated samples also pass through the Exchange block before they are written back to Sample memory. Unlike
CPU and GPU implementations (which are presented in the following sections), we do not wait for the Global update to finish before starting the Global exchange. As soon as a chain is updated, it moves to the Exchange block while the next chains are processed by the Update block.

Each exchange is performed between a pair of chains. Therefore, the block has to wait for two successive chains to be updated and then attempt the exchange. Because we use a neighbor exchange scheme, the two potentially exchanged samples conveniently reach the block successively. The temperatures and the updated sample probabilities are used to accept or reject the exchange. Finally, the new samples and probabilities are written back to memories.

The system’s performance depends on how fast the Probability Evaluation block processes incoming samples. With \( P \) probability sub-densities pipelines, the block can process a candidate sample every \( \left\lceil \frac{n}{P} \rightceil \) cycles (\( n \) is the data size). Fig. 3 demonstrates the utilization of pipelines by PT chains both inside and outside the block when \( n = 16, P = 4 \) and \( \left\lceil \frac{n}{P} \rightceil = 4 \). A sample reaches the block every four cycles. At the same time, \( n = 16 \) data are sent to the block (one quadruple per cycle). The Data memory is designed to “match” the consumption rate of the block. The sizes of all system memories are shown in Table 2.

Here, we assume that \( n > P \), which is the case for all non-trivial data sets. The throughput of the architecture (MCMC iterations it processes per second) is:

\[
TP_{\text{baseline}} = \frac{f_{clk}}{m \left\lceil \frac{n}{P} \right\rceil} \quad \text{(MCMC iterations /sec)} \quad (7)
\]

where \( f_{clk} \) is the clock rate of the device in Hz and \( m \) is the number of chains. This throughput is equal to the throughput of the Probability Evaluation block. Each MCMC iteration results in one MCMC sample from the first chain, which is the output of the algorithm. (7) assumes that there are enough chains to keep the pipeline busy at all times. When \( m \) is small (i.e. \( m \left\lceil \frac{n}{P} \right\rceil \) is less than the latency of the full system pipeline), some pipeline stages remain empty, leading to performance degradation (see Section 5).

### Table 2

<table>
<thead>
<tr>
<th>Memory</th>
<th>Description</th>
<th>Depth</th>
<th>Width (bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sample memory</td>
<td>Stores current samples of all PT chains</td>
<td>( m )</td>
<td>64</td>
</tr>
<tr>
<td>Probability memory</td>
<td>Stores probabilities of current samples of all chains</td>
<td>( m )</td>
<td>64</td>
</tr>
<tr>
<td>Data memory</td>
<td>Stores the data set used for inference</td>
<td>( \left\lceil \frac{n}{P} \right\rceil )</td>
<td>64( P )</td>
</tr>
</tbody>
</table>

#### 4.1.2 Multi-core CPU

In order to exploit PT’s parallelism on a multi-core CPU, we embed pragmas and Intel Cilk keywords [26] in the sequential C++ code. We also make use of all Intel Compiler optimizations [27] (including the ones related to the CPU architecture). More specifically: 1) We transform the Global update loop into a \texttt{cilk for} loop and optimize the granularity of the parallelisation by ordering the compiler to group loop iterations into groups of a certain number of iterations each. Depending on the number and type of CPU cores and the amount of work per iteration, a specific granularity maximizes performance. 2) We use \texttt{simd reduction} to parallelize the reduction operation (necessary to sum the sub-densities and evaluate the total probability density). A parameter is also used here to specify the granularity of parallelization [26]. 3) We vectorize sub-density evaluations.
4.1.3 GPU

Our GPU design is based on the state of the art CUDA code of [16]. In [16] the main computational work of the implementation is split into two kernels, the global update and the global exchange kernels. There are also kernels for random number generation and initialization. All of the remaining work is done on the CPU. The global update kernel updates all chains once. It exploits chain parallelism, assigning the work of every PT chain to a separate thread. The exchange kernel performs exchanges between neighboring chains and these are also parallelized.

Here, we present an PT implementation which uses an enhanced global update kernel (which is the kernel that takes most of the runtime - more than 90% in all scenarios) and keeps all of the remaining components the same (for more details on these components see [16]). The changes we introduce to the global update kernel to increase thread utilization and maximize performance are the following:

1) We parallelise intra-chain computations by assigning the calculation of the sub-densities (or groups of them) of each chain to separate threads, in contrast to [16] where all sub-densities of a chain were assigned to the same thread. This makes the comparison to other platforms fair.

2) The global update kernel processes m chains, each of which contains n sub-density evaluations. These mn tasks can be allocated to CUDA blocks and threads in many combinations. We range the number of blocks from 1 to m and within each block we allocate 1 to n tasks to each thread. We do not use combinations which allocate the work of a chain into separate blocks. For each (m, n)setting, we choose the combination of blocks and tasks per thread which maximizes the kernel’s throughput. For example, when we use few PT chains there is not enough parallelism in the inter-chain level. It is then beneficial to assign each sub-density (task) of each chain to a separate thread to introduce as much intra-chain parallelism as possible.

On the other hand, when the number of chains reaches a few thousands, it is preferable to assign more tasks to each thread, because 1) there is now enough inter-chain parallelism to saturate the device, 2) inter-chain parallelism does not require a reduction, unlike intra-chain parallelism. The above optimization is described in detail in Section 5.5 and leads to increased GPU utilization compared to [16] (also considering that we use much larger data sets than [16]). We have not attempted to further distribute computations by invoking multiple CUDA kernels simultaneously because device utilization is high even with one kernel (demonstrated in Section 5) and also because this functionality is not supported by the GPGPU-Sim tool.

2) We unroll reduction operations inside the density computation of each chain. After the independent sub-densities are computed by the threads, we need to sum them to get the likelihood. This requires communication between threads through the shared memory. Although this reduction can be easily done using a reduction tree, this forces half of the threads to be inactive in the first tree stage, 75% of the threads to be inactive in the second stage, etc. In our implementation, we apply a technique which completely unrolls the reduction calculations and minimizes thread imbalance. This technique is proposed in [28] and is reported 21x faster than the tree approach.

3) The implementation of [16] stores all the data in the GPU’s constant memory (typically limited to a few dozens of KBs). This is possible because the data sizes used are small (100 data). Here, we store data in global GPU memory, which is a realistic strategy given the data sizes in real applications. During execution, we move the data, in chunks, to the shared memory of all blocks. All the chains of a block can use the data to compute part of the log-density before the next chunk is read, increasing the compute-to-memory ratio of the kernel by a factor equal to the number of chains per block (ranging from 2 to 32).

4.2 Custom precision methods for PT

4.2.1 Custom arithmetic precision in MCMC

The baseline accelerators use double precision throughout the system. This is the case in the overwhelming majority of implementations in the literature, since this precision is considered enough for real problems. Here we use reduced precision in certain parts of PT to lower the area utilization of arithmetic operators in FPGAs (and thus do more operators in parallel) and achieve lower runtimes for computations in CPUs and GPUs. Although reduced precision results in larger arithmetic errors in calculations, we show that these errors can be avoided or corrected in a PT setting. We customize precision by changing the number of mantissa bits only. Precision configurations are described by the pair \((mantissa\ bits,\ exponent\ bits)\).

In both custom-precision methods we present, we reduce precision only when we evaluate the probability density. All other parts of PT work in double precision. The reason is twofold: 1) Altering the precision of all MCMC steps can result in unexpected behavior (non-convergence or convergence to an unknown distribution) [29]. In contrast, by using custom precision only when computing \(p(x)\), we preserve the properties of MCMC, i.e. we converge to an altered but known distribution (a custom-precision approximation of \(p(x)\)). Here, we show that even this approximation can be avoided using “smart” custom precision schemes. 2) The probability evaluation is the bottleneck computation for all accelerators.

4.2.2 Weighted PT method

When the probability evaluation is implemented in custom precision, PT samples from an approximation of \(p(x)\). We call the approximate density \(\tilde{p}(x)\). When samples from \(\tilde{p}(x)\) are used to estimate (1), the estimate will be biased.

To avoid this bias, we propose a novel method called Weighted PT (WPT). The main idea of WPT is to use custom precision in the density evaluation of all chains and assign importance weights to the samples generated by the first chain to correct the first chain’s bias. This transforms the algorithm to an Importance Sampling (IS) method [5].

More specifically, the density of chain \(j\) is \(p_j(x) = p(x)^{1/T_j}\). For each chain, we compute \(p(x)\) in custom...
precision and then apply the temperature $T_j$ and do all other operations in double precision. Weights are assigned to the samples of the first chain based on the fact that the desired target density is $p_1(x) = p(x)$, while samples are actually taken from $\tilde{p}_1(x) = \tilde{p}(x)$, the custom-precision version of $p_1(x)$. Thus $\tilde{p}_1(x)$ functions as the importance sampling distribution in IS; each sample $x^{(i)}_1$ from the first chain at time $i$, where $i \in \{1, \ldots, N\}$, is assigned the weight:

$$w_i = \frac{p_1(x^{(i)}_1)}{\tilde{p}_1(x^{(i)}_1)}$$

(8)

Integral (1) is then estimated by the IS sum:

$$\tilde{E}_{p-IS} f(x) = \frac{1}{N} \sum_{i=1}^{N} w_i f(x^{(i)}_1)$$

(9)

The PT steps remain the same as in Fig. 1, with the only differences being the use of $\tilde{p}(x)$ instead of $p(x)$ everywhere and the computation of the weights.

Generally, the density $\tilde{p}_1(x)$ is a close approximation to $p_1(x)$ and therefore it can be considered a good (efficient) importance sampling distribution [5]. This efficiency drops only for very low precisions (see Section 5). IS also requires that the importance sampling distribution has a wider support than the target distribution [5]. To guarantee this, we saturate the computation of $\tilde{p}_1(x)$, i.e. we transform zero values to the minimum value representable by the employed precision configuration. This guarantees that the support of $\tilde{p}_1(x)$ is larger than that of $p_1(x)$. Once meeting this requirement, the samples and weights generated by WPT can be used to estimate (1) with zero bias compared to the double precision (baseline) sampler.

4.2.3 Mixed-precision PT method

PT has the distinctive property of running many Markov chains but keeping samples from the first chain only. Therefore, only the first chain’s target distribution affects the output estimate (2). Auxiliary chains only contribute to the acceleration of the first chain’s mixing. This means that they can sample from any distribution with the only possible effect being a change in the mixing speed.

We propose a method called Mixed-Precision PT (MPPT), which exploits this fact to increase performance. It uses double precision only when updating the first PT chain, which means that the first chain samples from the “correct” distribution $p_1(x) = p(x)$. The auxiliary chains (indexes $j \in \{2, \ldots, m\}$) sample from tempered versions of the custom precision approximation $\tilde{p}(x)$:

$$\tilde{p}_j(x) = \tilde{p}(x)^{1/T_j}$$

(10)

In order to guarantee the correctness of the first chain’s target distribution, we also change the way the algorithm exchanges samples. Exchanges between chains $q > 1$ and $r > 1$ at MCMC iteration $i$ are accepted with probability:

$$e(x^{(i)}_q, x^{(i)}_r) = \min\left(1, \frac{\tilde{p}_r(x^{(i)}_r)\tilde{p}_q(x^{(i)}_q)}{\tilde{p}_q(x^{(i)}_q)\tilde{p}_r(x^{(i)}_r)}\right)$$

(11)

4.3 Custom precision accelerators

4.3.1 FPGA

**WPT architecture**: The FPGA architecture for WPT is shown in Fig. 4, comprising: 1) A custom precision PT system (which is the system of Fig. 2 with the Probability Evaluation block in custom precision), 2) A block which computes the probabilities of all samples of the first chain in double precision ($p_1(x^{(i)}_1)$ for all $i$), 3) A Weight Evaluation block, which uses the probabilities in custom and double precision to find the weights in (8).

The double precision Probability Evaluation block processes samples from the first chain only. The custom precision Probability Evaluation block processes samples from all $m$ chains. We use a dual port Data memory with one port assigned to each block to feed the blocks with at different rates.

The accelerator’s throughput depends on the number of custom precision pipelines in the Probability Evaluation block (inside Custom precision PT), again symbolized by
of Intel Xeon E5-2660 v2 processors with 10 cores each (placed on separate sockets). We use 16 GBs of RAM and Intel’s C++ compiler version 2015.1.

For the GPU platform, we use Nvidia’s GTX285 and GTX480 devices. Actual runs were performed only for GTX480 (hosted by an Intel Core 2 Q9550 CPU with 8 GBs of RAM). The GTX285 measurements came from the GPGPU-Sim simulator [31] (version 3.2.2). This simulator can estimate the runtime of a CUDA kernel (an accuracy of 97-98% is reported in [31]). CUDA 1.3 (for GTX285) and 2.0 (for GTX480) were used for compilation.

For the FPGA platform, we present results for Xilinx Virtex 6 (LX240T) and Virtex 7 (VX1140T) devices. Actual runs were performed only for LX240T (placed on an ML605 board and hosted by an Intel Core i7-2600 CPU with 4 GBs of RAM). The FPGA was clocked at 200 MHz and communicated with the host PC through a PCI-Express bus, using the RIFFA framework [32]. Performance estimates for VX1140T come from combining post-place and route resource utilization and (7). The Xilinx Power Estimator was used to get power results.

The sequential reference implementation on C++ ran on the multi-core CPU device with one CPU core activated and with all compiler and Cilk optimizations deactivated.

### 5.2 Performance metrics

The performance criterion to compare PT accelerators is the mixing (exploration) achieved by the accelerator per second of runtime, given a fixed selection of PT tuning parameters (number of chains, temperatures) and a particular target distribution (implying a fixed data set size). This criterion depends on two factors: 1) How many MCMC samples can be generated per second, i.e. the raw throughput, 2) How fast the MCMC samples explore the distribution, i.e. how much “exploration” is achieved with a given amount of samples. Here, since the PT algorithm and all its tuning parameters are fixed, the second factor depends only on precision (precision affects exploration, Sections 4.2.2-3).

For double precision (baseline) accelerators, only the first factor affects performance. It is enough to find the Raw Speedup \( \text{Speedup}_{\text{raw}} \) of each accelerator against the reference sequential CPU sampler to make comparisons, (speedup refers to samples/sec). Nevertheless, for custom precision accelerators, the second factor has to be taken into account too. Specifically, the performance of WPT is affected by: 1) Different first chain mixing speed compared to the baseline sampler (due to custom precision), i.e. the difference in mixing when sampling from \( \tilde{p}_1 \) instead of \( p_1 \). 2) The importance sampling mechanism; the more the importance distribution \( \tilde{p}_1 \) deviates from the IS target distribution \( p_1 \), the more the importance weights take extreme values. This makes the IS estimator in (9) less efficient. The sampling efficiency of MPPT is affected by the use of custom precision for the auxiliary chains (\( \tilde{p}_{2,m} \)), which changes the mixing speed of the first chain (compared to the baseline sampler). Due to these reasons, one MCMC sample from WPT or MPPT has a different “exploration value” compared to one sample from baseline samplers.
To capture the second factor in comparisons, we use two metrics: 1) The Effective Sample Size due to MCMC autocorrelation ($ESS_{mcmc}$) [7], a typical metric of mixing speed in MCMC. $ESS_{mcmc}$ gives an estimate of how many independent (or “effective”) samples the dependent MCMC samples are equivalent to. $ESS_{mcmc}$ can be estimated using the MCMC samples’ autocorrelations [7]. In both WPT and MPPT, $ESS_{mcmc}$ quantifies the effect that custom precision (in chains 1 to $m$ or 2 to $m$ respectively) has on the mixing of the first chain. 2) The Effective Sample Size due to importance sampling ($ESS_{is}$) [5], which gives an estimate of how many independent samples from the IS target distribution the samples from the IS importance distribution are equivalent to (when used to find (9)). This is a standard metric in IS literature and it can be estimated using the weights of the samples [5]. In WPT, $ESS_{is}$ quantifies the loss in efficiency due to the use of IS weights.

Combining these metrics with Raw speedup, we propose a performance criterion, the Effective Speedup:

$$Speedup_{eff} = Speedup_{raw} \frac{ESS_{mcmc}^{(CP)}}{ESS_{mcmc}^{(DP)}} \frac{ESS_{is}^{(CP)}}{ESS_{is}^{(DP)}}$$

Here, the ratio $ESS_{mcmc}^{(CP)}$ represents the loss/gain in the mixing efficiency of the chain 1 when going from double (DP) to custom (CP) precision, i.e. the relative $ESS_{mcmc}$. The ratio $ESS_{is}^{(CP)}$ represents the loss/gain in efficiency due to IS when going from DP to CP, i.e. the relative $ESS_{is}$. For the baseline samplers, $ESS_{mcmc}^{(DP)} = 1$ and $ESS_{mcmc}^{(CP)} = 1$ (since we do not use custom precision). Therefore, $Speedup_{eff} = Speedup_{raw}$. For WPT, $ESS_{mcmc}^{(DP)} \neq 1$ and $ESS_{mcmc}^{(CP)} \neq 1$. For MPPT, $ESS_{mcmc}^{(DP)} \neq 1$ and $ESS_{mcmc}^{(CP)} = 1$.

$Speedup_{eff}$ measures the performance gain (in effective samples/sec) of an implementation compared to the reference implementation (for identical tuning parameters and target distribution). For WPT and MPPT, $Speedup_{eff}$ changes with precision. In the FPGA case, precision can be optimized to maximize $Speedup_{eff}$ (see Section 5.5). In the CPU and GPU case only the single precision configuration can be used so no optimization takes place, although $Speedup_{eff}$ is still affected by the change in precision.

### 5.3 FPGA resource utilization

For FPGA architectures, $Speedup_{raw}$ (and $Speedup_{eff}$) depends on the number of pipelines in the Probability Evaluation block ($P$), since bigger $P$ leads to higher throughput in (7). All FPGA implementations presented here use the maximum number of pipelines that can fit in the targeted device (given the device’s LUTs, registers and DSPs). In all cases, DSP blocks are the limiting resource. Table 3 shows the post place and route resource utilization of the various blocks of the FPGA architectures when mapped to the LX240T device. The total resources of LX240T are also shown. The overheads of MPPT and WPT comprise one double precision probability evaluation pipeline and the extra modules described in Section 4.3.1. MPPT needs slightly more resources than WPT due to the extra (slower) Sample Proposal block. The table also shows the resources needed for a single pipeline in different precisions.

### 5.4 Performance evaluation

Here, we vary the number of chains and data and use $Speedup_{eff}$ to compare accelerators. We target the distribution changes with precision. In the FPGA case, precision can be optimized to maximize $Speedup_{eff}$ (see Section 5.5). In the CPU and GPU case only the single precision configuration can be used so no optimization takes place, although $Speedup_{eff}$ is still affected by the change in precision.
bution of Section 2.4. We also compare with the sampler of [16], where each thread is assigned one PT chain without exploiting intra-chain parallelism. Although investigating performance scaling with data size is specific to the i.i.d. data assumption, this does not restrict the applicability of the inter-chain parallelization techniques and custom precision methods we propose. The precision optimization described in Section 5.5 has been applied to all custom precision FPGA implementations of this section. Also, each GPU sampler uses kernels with the optimal combination of CUDA blocks and data per thread (given m and n), as will be demonstrated in Section 5.5. Finally, CPU implementations use the optimal granularities for chain and reduction parallelization.

Scaling the number of chains: In Fig. 6, we set the number of data to n = 128 and vary the number of chains (m). The mean Speedup_{eff} from 30 independent runs is shown for all samplers. Error bars represent one standard deviation. The deviations are small compared to the mean values in all cases, showing that the speedups are not due to random behaviour in the runs. The baseline multi-core CPU (with 20 cores) achieves a peak speedup of 13.8x. This is not reached with fewer than 2048 chains due to inter-core communication overhead during exchanges. The WPT and MPPT CPU samplers reach a speedup of 18.4x. This improvement is due to the use of single precision for the majority of density evaluations.

The baseline GPUs achieve significantly higher peak Speedup_{eff}. To reach peak performance (165x for GTX480, 78x for GTX285), m = 32768 chains are used. For m close to a few hundred, speedups are in the range 15x-50x. This slow scaling is due to lack of enough parallelism to fully utilize the GPU. These speedups are up to 4.4x higher than those of the state-of-the-art implementation of [16]. [16] achieves the same performance as our implementation only for m = 32768. WPT and MPPT samplers achieve similar Speedup_{eff} in the GPU. They outperform baseline implementations by up to 3.2x (GTX285) and 2.4x (GTX480). For fewer than 512 chains, baseline samplers are faster than WPT/MPPT by up to 1.3x. This is due to the fact that two update kernels (in double and single precision) are called in WPT/MPPT (Section 4.3.3). The kernels’ runtime is stable or increases slightly when they process less than 100-200 chains (due to GPU under-utilization). This means that, e.g. calling a double precision kernel to process only the first chain of MPPT takes almost the same time as the baseline (double precision) kernel takes to process 32 or 128 chains. On top of that, MPPT involves the cost of calling a second (single precision) kernel for the auxiliary chains. This results in lower performance than the baseline GPU until enough chains are used, at which point the benefits from processing the auxiliary chains in single precision outweighs the cost of running two kernels. For all GPU samplers, the main bottleneck resource which limits the peak speedup is the number of registers in each streaming processor. When we manually doubled the number of registers per processor in the GPGPU-Sim model of GTX285, the peak Speedup_{eff} of the baseline sampler increased by 1.7x. Increasing the processing capabilities of the processors (e.g. by adding more floating point units) had minimal effect on peak performance.

On the FPGA platform, the baseline architecture on the LX240T and VX1140T is 26x and 44x-165x faster than the reference respectively. WPT increases these speedups to 65x-128x and 66x-854x respectively and MPPT to 98x-138x and 76x-997x respectively. These speedups are due to increased P, resulting from reduced precisions. Peak performance is reached with only 8-32 chains for the baseline and 32-128 chains for the custom precision architectures. These speedups come without compromising sampling quality.

Comparing across platforms, it is clear that the big Virtex 7 FPGA with the baseline sampler is 24x-36x and 0.9x-28x faster than the baseline CPU and GPU (on the GTX480) implementations respectively. These speedups increase to 57x-92x and 2.2x-76x when WPT/MPPT are used in all platforms. This shows that the two custom precision methods are more suitable for mapping on the FPGA because they can exploit the fully custom precision of the platform, while CPUs and GPUs can only use single or double precision. Similarly, the small Virtex 6 FPGA is slower than the small GTX285 GPU for m > 128 when the baseline sampler is used but only for m > 2048 when the WPT/MPPT methods are used. Nevertheless, GTX286’s peak performance is higher than LX240T’s by 1.8x-3.1x (depending on the method). All FPGA architectures reach their peak performance much earlier than GPUs, since their flexibility allows them to utilize resources efficiently and exploit modest amounts of parallelism. For m < 512, the Virtex 6 FPGA is faster than both GPUs when using MPPT/WPT. For m < 128, even the baseline Virtex 6 is faster than all GPU samplers. In PT literature, the values of m typically range from less than 10 to a few dozens of the baseline.

The baseline GPUs achieve significantly higher peak Speedup_{eff}. To reach peak performance (165x for GTX480, 78x for GTX285), m = 32768 chains are used. For m close to a few hundred, speedups are in the range 15x-50x. This slow scaling is due to lack of enough parallelism to fully utilize the GPU. These speedups are up to 4.4x higher than those of the state-of-the-art implementation of [16]. [16] achieves the same performance as our implementation only for m = 32768. WPT and MPPT samplers achieve similar Speedup_{eff} in the GPU. They outperform baseline implementations by up to 3.2x (GTX285) and 2.4x (GTX480). For fewer than 512 chains, baseline samplers are faster than WPT/MPPT by up to 1.3x. This is due to the fact that two update kernels (in double and single precision) are called in WPT/MPPT (Section 4.3.3). The kernels’ runtime is stable or increases slightly when they process less than 100-200 chains (due to GPU under-utilization). This means that, e.g. calling a double precision kernel to process only the first chain of MPPT takes almost the same time as the baseline (double precision) kernel takes to process 32 or 128 chains. On top of that, MPPT involves the cost of calling a second (single precision) kernel for the auxiliary chains. This results in lower performance than the baseline GPU until enough chains are used, at which point the benefits from processing the auxiliary chains in single precision outweighs the cost of running two kernels. For all GPU samplers, the main bottleneck resource which limits the peak speedup is the number of registers in each streaming processor. When we manually doubled the number of registers per processor in the GPGPU-Sim model of GTX285, the peak Speedup_{eff} of the baseline sampler increased by 1.7x. Increasing the processing capabilities of the processors (e.g. by adding more floating point units) had minimal effect on peak performance.

On the FPGA platform, the baseline architecture on the LX240T and VX1140T is 26x and 44x-165x faster than the reference respectively. WPT increases these speedups to 65x-128x and 66x-854x respectively and MPPT to 98x-138x and 76x-997x respectively. These speedups are due to increased P, resulting from reduced precisions. Peak performance is reached with only 8-32 chains for the baseline and 32-128 chains for the custom precision architectures. These speedups come without compromising sampling quality.

Comparing across platforms, it is clear that the big Virtex 7 FPGA with the baseline sampler is 24x-36x and 0.9x-28x faster than the baseline CPU and GPU (on the GTX480) implementations respectively. These speedups increase to 57x-92x and 2.2x-76x when WPT/MPPT are used in all platforms. This shows that the two custom precision methods are more suitable for mapping on the FPGA because they can exploit the fully custom precision of the platform, while CPUs and GPUs can only use single or double precision. Similarly, the small Virtex 6 FPGA is slower than the small GTX285 GPU for m > 128 when the baseline sampler is used but only for m > 2048 when the WPT/MPPT methods are used. Nevertheless, GTX286’s peak performance is higher than LX240T’s by 1.8x-3.1x (depending on the method). All FPGA architectures reach their peak performance much earlier than GPUs, since their flexibility allows them to utilize resources efficiently and exploit modest amounts of parallelism. For m < 512, the Virtex 6 FPGA is faster than both GPUs when using MPPT/WPT. For m < 128, even the baseline Virtex 6 is faster than all GPU samplers. In PT literature, the values of m typically range from less than 10 to a few dozens of the baseline.
more sub-densities are summed during density evaluation, leading to more arithmetic error and rougher density approximations. This negatively affects the mixing/efficiency of WPT/MPPT (Section 5.5). Higher precisions need to be used in the custom precision part to compensate for this efficiency decline. This reduces Speedup$_{eff}$, since pipelines cost more FPGA resources and thus fewer pipelines are instantiated. For example, MPPT on VX1140T for $n = 32768$ needs 24 mantissa bits to achieve optimal Speedup$_{eff} = 633x$. This is smaller compared to the Speedup$_{eff} = 1143x$ achieved for $n = 512$ (requiring 14 mantissa bits). This problem does not appear in CPUs and GPUs, since only single precision is used. Due to the above issue, WPT/MPPT on GTX280 outperforms WPT/MPPT on LX240T for $n \geq 8192$. WPT/MPPT on VX1140T is still faster than WPT/MPPT on GTX480 by 3.7x-54x.

**Power and cost efficiency:** Apart from Speedup$_{eff}$, power efficiency is also important for many applications, especially in HPC (where power consumption is key). Also, since it is impossible to find devices with equal size across platforms (in part due to lack of data from FPGA vendors), power efficiency is a fairer way to compare across platforms, since performance can be normalized (e.g. per unit of energy). Performance per dollar is another useful metric, although purchase costs are much smaller than energy costs in HPC. Table 4 compares accelerators in two $(m,n)$ settings, using three metrics: Effective samples per Joule (i.e. Performance per Watt), Effective Samples per Joule-sec and Effective Samples per $\$$-sec. FPGA accelerators can generate up to 193x and 362x more Effective samples per Joule than CPUs and GPUs respectively for small $m$ and $n$ (in these cases CPU/GPU resources remain largely under-utilized). These numbers reduce to 135x and 19x for large $m$ and $n$. The FPGA's performance per Joule is up to 10210x and 27647x higher than the CPU's and GPU's respectively for small $m$ and $n$ and up to 8889x and 69x for large $m$ and $n$. The above numbers reveal that the FPGA is able to extract significantly more performance per unit of energy. The GPU’s performance per dollar is generally the highest (up to 120x and 18x higher than the CPU’s and the FPGA’s), except for the case of small $m$ and $n$. This is due to the high cost of the CPU and FPGA devices.

**Enabled parallelism vs. theoretical model:** Table 5 shows how much parallelism each baseline implementation is able to “extract” from the algorithm, compared to the theoretical maximum given by Amdahl’s law for the case $(m,n) = (32768,128)$. The theoretical maximum is 8703x because the non-parallelizable parts of the algorithm take 0.0115% of the runtime in the sequential, reference CPU implementation. The GPU and FPGA enable similar amounts of parallelism but when these are normalized over power the FPGA is 4.7x more efficient. The enabled parallelism can increase if larger devices are used.

### 5.5 Precision optimization for FPGAs and kernel optimization for GPUs

**Precision optimization for FPGAs:** The Speedup$_{eff}$ of custom precision FPGA samplers can be maximized by

![Figure 7. Scaling of Speedup$_{eff}$ with number of data $n$. Baseline and custom precision accelerators are presented. $m = 32$ chains are used. Error bars represent standard deviation from 30 runs. V7 measurements are projections and have no error bars.](image-url)
optimizing their precision configuration, i.e. the number of mantissa bits. This optimization has to be done for each combination of \((m,n)\) and FPGA device. It comprises pre-runs in all candidate precisions. From these pre-runs we collect samples and/or weights and use them to evaluate the ESS ratios in 13 and then get \(\text{Speedup}_{eff}\). The two ESS metrics are easy to compute [5], [7]. Here, we demonstrate the optimization process for one parameter combination \((m,n) = (128, 128)\) when targeting the LX240T FPGA.

For WPT, Fig. 8 shows how the three terms in the right-hand side of (13) \(\left(\text{Speedup}_{raw}, \frac{ESS_{\text{num}}^{\text{DP}}}{ESS_{\text{num}}^{\text{MC}}}, \text{and } \frac{ESS_{\text{num}}^{\text{MC}}}{ESS_{\text{num}}^{\text{MC}}}\right)\) change with precision. The mixing-related \(\frac{ESS_{\text{num}}^{\text{MC}}}{ESS_{\text{num}}^{\text{MC}}}\) remains close to one as we move to fewer mantissa bits because \(p_1(x)\) and \(\bar{p}_1(x)\) are very similar. For 6 mantissa bits the ratio starts growing, which means that WPT mixes faster than the baseline sampler. This is because \(\bar{p}_1(x)\) becomes a coarsely quantized version of \(p_1(x)\), which is easy to sample from.

The IS-related \(\frac{ESS_{\text{num}}^{\text{MC}}}{ESS_{\text{num}}^{\text{MC}}}\) is also very close to one for most precisions, signifying that no loss of efficiency is caused by the IS scheme. For 10 or fewer mantissa bits, the ratio decreases. This is because parts of the support of \(p_1(x)\) take much lower probability density values under \(\bar{p}_1(x)\) or vice versa, especially in the distribution’s tails. This results in large weights being generated, making IS inefficient.

\(\text{Speedup}_{raw}\) increases up to 5.3x when precision drops, due to the reduced area cost per pipeline which allows us to increase \(P\) and thus the throughput in (7).

<table>
<thead>
<tr>
<th>Table 4</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Power efficiency of the proposed accelerators</strong></td>
</tr>
<tr>
<td>Accelerator (device)</td>
</tr>
<tr>
<td>Baseline (ES-2660v2)</td>
</tr>
<tr>
<td>MPPT (ES-2660v2)</td>
</tr>
<tr>
<td>Baseline (GTX480)</td>
</tr>
<tr>
<td>MPPT (GTX480)</td>
</tr>
<tr>
<td>Baseline (VX1140T)</td>
</tr>
<tr>
<td>MPPT (VX1140T)</td>
</tr>
<tr>
<td>Baseline (ES-2660v2)</td>
</tr>
<tr>
<td>MPPT (ES-2660v2)</td>
</tr>
<tr>
<td>Baseline (GTX480)</td>
</tr>
<tr>
<td>MPPT (GTX480)</td>
</tr>
<tr>
<td>Baseline (VX1140T)</td>
</tr>
<tr>
<td>MPPT (VX1140T)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 5</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Enabled parallelism for ((m,n) = (32768, 128))</strong></td>
</tr>
<tr>
<td>Device</td>
</tr>
<tr>
<td>% of maximum th. parallelism</td>
</tr>
<tr>
<td>% of maximum th. parallelism</td>
</tr>
</tbody>
</table>

Fig. 8. WPT on FPGA: The effect of precision on the factors of (13). \((m,n) = (128, 128)\). FPGA: LX240T. The optimal number of mantissa bits is 14. Error bars represent standard deviation from 30 runs.

Multiplying the three above terms gives \(\text{Speedup}_{eff}\), also shown in Fig. 8. We get the maximum \(\text{Speedup}_{eff}=128x\) for configuration (14,11), which is the optimal precision.

Precision optimization for MPPT is similar but without the IS-related effect. The auxiliary chains’ precision affects the mixing of chain 1, i.e. the term \(\frac{ESS_{\text{num}}^{\text{MC}}}{ESS_{\text{num}}^{\text{MC}}}\) in (13). Fig. 9 shows that \(\text{Speedup}_{eff}\) varies but remains close to one as precision drops until we reach 8 bits. This stability is due to the fact that exchange moves between chains 1+2 (which help chain 1 escape from local modes) can succeed even if the density of chain 2 is calculated in low precision. Although samples of the second (and all auxiliary) chains are not “correctly” distributed around the mode centers, all modes still exist and chains traverse from mode to mode due to tempering. This suffices to occasionally supply the chain 1 with a samples that help it escape from a mode. This behaviour is confirmed by the constant percentage of successful exchange moves as precision drops. When very low precisions, we observe shifts in the modes positions, leading \(\frac{ESS_{\text{num}}^{\text{MC}}}{ESS_{\text{num}}^{\text{MC}}}\) to collapse. The maximum \(\text{Speedup}_{eff}=138x\) is achieved by configuration (14,11).

In the examined case, the optimized \(\text{Speedup}_{eff}\) of both WPT and MPPT is 4.5x larger than the \(\text{Speedup}_{eff}\) of the baseline FPGA sampler with no cost in sampling quality.

For CPUs and GPUs, WPT and MPPT do not require precision optimization because the only available reduced precision is single precision. Of course, single precision has some effect on the ESS ratios of (13). This has been incorporated into all Section 5 results.

Kernel optimization for GPUs: As mentioned in Section 4.1.3, the combination of blocks and tasks (subdensities) per thread in the CUDA kernels of GPU samplers can be optimized to minimize runtime. This optimization is shown in Fig. 10 for \((m,n) = (8192, 128)\) on the GTX285. Values come from pre-runs. Some combinations are impossible because they lead more threads per block than CUDA.
This optimization has been applied to all the GPU samplers. This method is easier to implement; the main processing block is the same as in the baseline architecture (with reduced precision) and the extra blocks are not complex. WPT is slightly slower than MPPT in most situations. Also, since WPT is an IS method, the distribution is not actually sampled and cannot be visualized.

MPPT: This method is faster than WPT by around 10% in most cases and generates actual samples from the distribution. However, it is more complex to implement, since the main block has to be modified significantly to handle the use of two different precisions in updates.

WPT and MPPT can be applied to other sampling scenarios. WPT can be used in any MCMC method in combination with thinning, a technique which retains only some of the samples to decrease correlation. A custom precision block could process all samples, while a double precision block could compute weights for thinned samples (smaller workload). Both WPT and MPPT can be applied to other population-based MCMC methods [14], [22].

The paper focuses on optimally mapping PT to hardware and exploiting precision. The way performance changes when using different likelihoods is outside the scope of this work. Having said that, the speedups demonstrated for the mixture model are expected to hold for other models with i.i.d. data, since the same form of parallelism can be exploited. Performance scaling is also expected to be similar to Figures 6 and 7 when using i.i.d. likelihoods (which is the case in a wide variety of real problems, see Section 2.3). For non-i.i.d. likelihoods, probability evaluation might require computations which are not SIMD, e.g. [9], [13], GPU’s resources remain unused for the realistic scenario of using up to 100-200 chains, unless the likelihood is also SIMD. GPUs provide massive off-chip memory bandwidth (up to 300 GB/sec), which can be handy for big-data likelihoods, provided that data access is non-random.

FPGAs, although hard to program, deliver high speedups for population-based MCMC. They are not limited to exploiting embarrassingly inter-chain computations and reach their peak performance with few chains. Off-chip memory bandwidth in FPGAs is typically limited to under 50 GB/sec. This can be a disadvantage for memory-bound likelihood computations. Nevertheless, FPGAs enjoy massive on-chip memory bandwidth (20-40 TB/sec [33]) due to large amounts of built-in memory. GPU on-chip memory bandwidths are limited to 8 TB/sec and 1.5 TB/sec [33]. If data is kept inside the device or a data reuse scheme can be devised (e.g. [33]), this benefits the FPGA.

Moreover, it is clear from the results that custom precision can benefit population-based MCMC without compromising sampling quality, provided that it is used in accordance with the algorithm’s properties. Both custom precision methods proposed here do this. They are particularly suitable for mapping on FPGAs, where they deliver up to a 6.5x speedup over the double precision sampler. The gains on CPUs and GPUs are smaller. The main disadvantage of WPT/MPPT is the way their performance scales with data size. The strengths and weaknesses of the two methods when mapped on FPGAs are:

WPT: This method is easier to implement; the main processing block is the same as in the baseline architecture (with reduced precision) and the extra blocks are not complex. WPT is slightly slower than MPPT in most situations. Also, since WPT is an IS method, the distribution is not actually sampled and cannot be visualized.

MPPT: This method is faster than WPT by around 10% in most cases and generates actual samples from the distribution. However, it is more complex to implement, since the main block has to be modified significantly to handle the use of two different precisions in updates.

WPT and MPPT can be applied to other sampling scenarios. WPT can be used in any MCMC method in combination with thinning, a technique which retains only some of the samples to decrease correlation. A custom precision block could process all samples, while a double precision block could compute weights for thinned samples (smaller workload). Both WPT and MPPT can be applied to other population-based MCMC methods [14], [22].

The paper focuses on optimally mapping PT to hardware and exploiting precision. The way performance changes when using different likelihoods is outside the scope of this work. Having said that, the speedups demonstrated for the mixture model are expected to hold for other models with i.i.d. data, since the same form of parallelism can be exploited. Performance scaling is also expected to be similar to Figures 6 and 7 when using i.i.d. likelihoods (which is the case in a wide variety of real problems, see Section 2.3). For non-i.i.d. likelihoods, probability evaluation might require computations which are not SIMD, e.g. [9], [13],
so speedups (and the way they scale) depend largely on the problem. Nevertheless, the trend shown in Figure 6 (FPGAs reach peak performance earlier than GPUs) will still hold as long as chains can be streamed through the likelihood datapath. Moreover, the CPU/GPU/FPGA design is largely unaffected by the target distribution; only the module/kernel which computes the probability density needs to change. The rest of the system is generic.

In summary, multi-core CPUs are preferable for specific MCMC variants and GPUs are suitable for population-based and other parallel MCMC methods, especially if the density computation is SIMD. The FPGA should be preferred for SIMD and non-SIMD MCMC methods which have communication-bound operations and/or are robust to precision reduction and when energy consumption is critical. For problems which are extremely intensive computationally, a possible solution is the use of multiple GPUs and FPGAs and the exploitation of heterogeneous computing techniques to optimally allocate tasks to devices.

REFERENCES


Grigoris Mingas is a PhD candidate and Research Assistant in the Department of Electrical and Electronic Engineering of Imperial College London, UK. He received the M.Eng. degree in Electrical and Computer Engineering in 2010 from the Aristotle University of Thessaloniki, Greece. His main research interests are reconfigurable and high-performance computing for MCMC/SMC, linear algebra and SLAM acceleration.

Grigoris Mingas is a PhD candidate and Research Assistant in the Department of Electrical and Electronic Engineering of Imperial College London, UK. He received the M.Eng. degree in Electrical and Computer Engineering in 2010 from the Aristotle University of Thessaloniki, Greece. His main research interests are reconfigurable and high-performance computing for MCMC/SMC, linear algebra and SLAM acceleration.

Christos-Savvas Bouganis is a Senior Lecturer in the Department of Electrical and Electronic Engineering of Imperial College London, UK. He is an editorial board member of IET Computers and Digital Techniques and Journal of Systems Architecture. His research interests include the theory and practice of reconfigurable computing and design automation, mainly targeting digital signal processing algorithms.