ARC 2014: A Multidimensional FPGA-Based Parallel DBSCAN Architecture

NEIL SCICLUNA and CHRISTOS-SAVVAS BOUGANIS, Imperial College London

Clustering large numbers of data points is a very computationally demanding task that often needs to be accelerated in order to be useful in practical applications. This work focuses on the Density-Based Spatial Clustering of Applications with Noise (DBSCAN) algorithm, which is one of the state-of-the-art clustering algorithms, and targets its acceleration using an FPGA device. The article presents an optimized, scalable, and parameterizable architecture that takes advantage of the internal memory structure of modern FPGAs in order to deliver a high-performance clustering system. Post-synthesis simulation results show that the developed system can obtain mean speedups of 31× in real-world tests and 202× in synthetic tests when compared to state-of-the-art software counterparts running on a quad-core 3.4GHz Intel i7-2600k. Additionally, this implementation is also capable of clustering data with any number of dimensions without impacting the performance.

Categories and Subject Descriptors: B.7.1 [Integrated Circuits]: Types and Design Styles—Algorithms implemented in hardware; Gate arrays

General Terms: Design, Algorithms, Performance

Additional Key Words and Phrases: Clustering, DBSCAN, FPGA, parallel hardware architectures

ACM Reference Format:

1. INTRODUCTION

Clustering is the task of intelligently grouping data points into groups or clusters, where the grouping of the points is based on a particular criterion, such as distance. Clustering has many applications including data mining, statistical data analysis, pattern recognition, and image analysis [Martin Ester et al. 1996; Daszykowski et al. 2001; Thapa et al. 2010]. Various clustering algorithms have been developed so far, usually targeting a specific domain of applications by defining the notion of a cluster accordingly. With high complexity and long computation times, sometimes even taking hours for large datasets [He et al. 2011], the need to perform clustering as fast as possible is becoming increasigly prevalent.

The most widely used clustering algorithms are K-Means [Hartigan and Wong 1979], Density-Based Spatial Clustering of Applications with Noise (DBSCAN) [Martin Ester et al. 1996], and Ordering Points To Identify the Clustering Structure (OPTICS) [Ankerst et al. 1999]. Although K-Means provides a fast solution to the clustering problem, it has been shown to have certain limitations. These include its inability to...
identify and reject noise in the data, as well as its failure to take into account the spatial density of the clustered data points [Martin Ester et al. 1996]. Additionally, the result of K-Means is heavily dependent on its initialization and on the number of clusters provided by the user [Hartigan and Wong 1979]. The DBSCAN and OPTICS clustering algorithms address those limitations in exchange for higher complexity.

These algorithms perform clustering using the spatial density of the data. However, OPTICS does not actually perform clustering, but instead provides insight on how to do this, thus requiring additional processing for clustering to be achieved [Ankerst et al. 1999]. This makes the whole process more computationally demanding. On the other hand, DBSCAN is faster than OPTICS [Martin Ester et al. 1996; Ankerst et al. 1999] and serves as a good middle-ground, thereby making it one of the most popular and heavily cited clustering algorithms [Microsoft 2014].

With increasing needs to perform clustering on large datasets as fast as possible, running these on generic processors is proving to be inadequate, and specialized hardware is often utilized. FPGA-based implementations of clustering algorithms have been developed to tackle these problems, and they show very promising results. Some examples of this are the real-time K-Means implementation proposed in Maruyama [2006] and Hussain et al. [2011], where these proved to be both faster and more power efficient than GPU implementations. Similarly Bayliss et al. [2013] and Anovi and Beretta [2010] describe two approaches that involve using kd-trees and a sliding window consecutively to exploit the parallelism available on FPGAs.

Very few hardware-based implementations of the more complex and powerful density-based clustering methods have been developed thus far: This field, therefore, is not very mature, and investigating and providing alternate ways to perform density-based clustering in real time could open a vast array of possibilities. The two algorithms that satisfy this criterion are DBSCAN and OPTICS, where, as previously mentioned, the latter has disadvantages that make it suboptimal for real-time applications.

In this article, an FPGA-based hardware implementation of the DBSCAN algorithm is described. The proposed design takes advantage of the dynamic and massively parallel nature of an FPGA device by performing only certain stages of the algorithm in parallel. In this way, performance gains are still achieved, but the on-chip resources required are minimized. The proposed architecture is highly scalable to a degree that the performance gains are not limited by dataset size but only by the resources available on the FPGA device utilized. Furthermore, the system is designed as a fully parameterizable IP core, where aspects such as the size and dimensions of the input data, internal precision, pipeline depths, and the level of parallelism can all be modified by simply altering the parameters and resynthesising. Finally, the system is also FPGA target independent, with the only requirement being that the chip used has sufficient amounts of Block Random Access Memory (BRAM). All these aspects make this the most flexible hardware implementation of DBSCAN yet.

The research presented in this article extends the previous work in Scicluna and Bouganis [2014]. We include more in-depth coverage on the various research performed in this field, a more detailed background of the DBSCAN algorithm itself, and more detailed explanations on the design choices made. Additionally, the challenges and methodologies used to model, implement, and simulate this design in VHDL are also covered extensively. Furthermore, a thorough analysis is performed of the performance of the system when clustering datasets of more than two dimensions. Finally, the implementation of another FPGA-based DBSCAN algorithm [Shaobo Shi and Wang 2014] is investigated, and some other performance and resources considerations are discussed.
2. BACKGROUND

2.1. DBSCAN Algorithm

The DBSCAN algorithm performs clustering based on the spatial density of the data points. This approach to clustering is intuitive because the definition of a cluster simply refers to a region where there is a typical density of points that is considerably higher than in the region outside of the cluster. Additionally, the density in areas where points can be considered as noise is lower than those of clusters.

The key concept is that, in order to form a cluster, there must exist at least $MinPts$ data points that are all within the $Eps$ radius of each other. The $MinPts$ and $Eps$ are user-specified parameters. Data points that contain at least as many points in their $Eps$ neighborhood as $MinPts$ are considered core points. If a point contains fewer points than $MinPts$ in its neighborhood but contains at least one core point, it is considered a border point. In Martin Ester et al. [1996], this point is said to be directly density-reachable from a core point, but not the other way around. The cluster is then expanded by grouping all the directly density-reachable core points and the respective border points. This is referred to as density reachability and essentially means that there is a chain of directly density-reachable points connecting two particular points. Finally, points that are neither directly density-reachable nor contain at least as many points as $MinPts$ in their neighborhood are considered noise.

Figure 1 highlights the advantages that DBSCAN has over the standard K-Means algorithm when attempting to find nonlinearly separable clusters. Additionally, with K-Means, the number of clusters is ideally known a priori because the result might be otherwise unsatisfactory. In order to circumvent this issue, various techniques are adopted. One could either determine the number of clusters using Silhouettes beforehand, as shown in Llet et al. [2004], or, alternatively, the algorithm can be run a number of times to minimize a unit of error. This however, proves to be quite expensive in terms of complexity and processing [Vattani 2011]. On the other hand, DBSCAN does not require these extra steps because the clusters are determined by density. In this particular example, DBSCAN correctly identifies that the dataset has two clusters and that some points can be treated as noise. The inherent noise rejection in DBSCAN is based on the information provided by the parameters $MinPts$ and $Eps$.

The algorithm itself works as follows. The first step is to retrieve all the directly density-reachable points with respect to $Eps$ for each point. If there are fewer points than $MinPts$, the algorithm moves to the next point; otherwise, the points are assigned to the current cluster (as defined by the cluster identification number). The points obtained in this initial step are referred to as the immediate neighborhood points. The next step is to expand the cluster by pushing all the points retrieved onto a queue. On
each iteration, a point is dequeued and all the density-reachable points with respect to Eps from that point are retrieved. If the number of points is larger than or equal to MinPts, then these points are added to the cluster and pushed onto the queue. These are referred to as the extended neighborhood points. Subsequently, as more density-reachable points are found, they are added to the queue to find other points which form part of the cluster. This is repeated until the queue is empty, which signifies that the cluster has been formed completely. The cluster identification number is then incremented, and a new point is loaded to start compiling a new cluster. This whole process is repeated until all the points in the dataset have been checked.

It should also be noted that DBSCAN also works for multiple dimensions without changes to the core algorithm. This is because the only operation performed on the data is distance measurement, which can be adapted to multiple dimensions. Furthermore, interchanging distance functions such as Euclidean distance and Manhattan distance is also possible. Such changes impact the shape and radius of points considered in the neighborhood.

2.2. Related Work
The time complexity of the standard DBSCAN algorithm is $O(n^2)$ (where $n$ is the number of points in the dataset) since a range query, which is done by calculating and checking the distance to all the other points, needs to be performed for each point in the dataset. To improve this, tree data structures such as the R*-Tree [Beckmann et al. 1990] used in Martin Ester et al. [1996] are adopted to accelerate region queries, thereby reducing the time complexity to $O(n \times \log(n))$. This, however, adds the requirement of constructing the tree for the dataset, where the insertion strategy is $O(n \times \log(n))$. Moreover, spatial accesses using an R*-Tree are not always efficient [Chen et al. 2010].

The Parallel-DBSCAN (P-DBSCAN) algorithm described in Chen et al. [2010], adopts a different spatial index called the Priority R-Tree (PR-Tree). Here, a form of parallelism is introduced in which the database is first separated into several parts and then the computational nodes build their own PR-Tree and carry out the clustering independently. Each node in this system is a desktop PC. Finally, the results are aggregated. An alternative approach to parallelism, but on the same platform, is taken in MapReduce-DBSCAN (MR-DBSCAN) [He et al. 2011] and Hierarchical-Based DBSCAN (HDBSCAN) [Li and Xi 2011], in which a map-reduce structure is implemented to spread the computation across multiple nodes that can work in parallel using the Hadoop platform [White 2009]. These implementations all aim to solve the problem of very large and multidimensional data clustering. Even though significant performance increases over standard implementations are achieved for datasets with hundreds of thousands of points and more, this is not true for smaller datasets due to the overhead introduced. As a result, these methods are suitable only for certain cases and are still dependent on how fast each individual node can perform the clustering.

Thapa et al. [2010] propose a Graphics Processing Unit (GPU) implementation of the DBSCAN algorithm that takes advantage of the large amounts of memory and processor cores available on modern GPUs. Two different approaches are explored in an attempt to accelerate this algorithm through parallelism. The first involves computing the region query for each point by comparing it to all the other points in the database in parallel and subsequently storing all the results in memory. The second approach involves computing the range queries of all the points in parallel and once again storing the results in memory. A different approach is proposed in Andrade et al. [2013] called G-DBSCAN. This system manages to extract a very significant amount of parallelism by indexing the data using graphs. These are constructed in parallel and, subsequently, a breadth-first search is performed to identify the clusters in parallel.
as well. The fastest known implementation thus far is the dedicated hardware Very-
Large-Scale Integration (VLSI) architecture proposed in Shimada et al. [2013]. This
design, however, can only perform 2D clustering and is therefore very application-
specific. The hardware architecture is designed in such a way that there is a processing
element for each pixel and thus full pixel-parallel processing is achieved. This results
in fast clustering speeds but requires a significant amount of area per pixel and is
therefore infeasible even for moderately large datasets, particularly when interconnect
requirements are considered.

To the best of the authors’ knowledge, there has been only one other FPGA im-
plementation of DBSCAN developed since Scicluna and Bouganis [2014]. This is the
work proposed in Shaobo Shi and Wang [2014], which also proposes an FPGA-based
parallel architecture but uses a notably different parallelization strategy. Shi et al.
divide the dataset into smaller datasets depending on the number of available Parallel
Elements (PEs) synthesized. Their architecture then performs clustering on these in-
dividual chunks and checks in real time for any collisions. A collision would mean that
points being clustered by two separate PEs actually form part of the same cluster. Both
the input data and results are stored in SDRAM, whereas internal First-In, First-Out
(FIFO) memory blocks are used for interfacing with the external memory and for stor-
ing the immediate and extended neighborhood points. The FIFOs used for clustering
therefore exist within the PEs and are replicated accordingly for parallelism. In this
architecture, Euclidean distance is used for determining the size of the clusters, and
this requires the use of both multipliers and adders in each PE. Since each PE needs
to not only calculate the distance and temporarily store the points, but also check the
collision table, merge if necessary, and control this whole process, a significant amount
of complexity per PE is introduced, particularly in terms of resources used. The im-
plementation was then compared to a Core i7 920 CPU and an Nvidia GTX280 GPU
where speedups of up to $86 \times$ and $2.9 \times$, respectively, were measured when clustering
synthetic datasets.

In this work, we aim to achieve the performance benefits available through paral-
lelism and hardware implementation while also maintaining a great level of flexibility.
The key contributions are the analysis and development of a novel parallelization strat-
egy for the DBSCAN algorithm and the design of a high-performance, parameterizable,
and multidimensional FPGA-based implementation of said algorithm.

3. CONCEPT AND ARCHITECTURE

The major contributor to the time complexity of the algorithm is the range query pro-
cess that needs to be performed for every point in the dataset. This was also confirmed
experimentally through extensive profiling of a custom DBSCAN MATLAB implementa-
tion based on Daszykowski et al. [2001]. Whereas using R*-Trees does indeed improve
the time complexity of the algorithm, simulations performed using Elki [Achtert et al.
2013] show that having to reconstruct the tree for each new dataset poses significant
performance impact for real-time applications. Furthermore, due to their complexity
and highly dynamic nature, R-Trees (which are very similar to R*-Trees) are shown to
be costly in terms of resources to implement efficiently in hardware [Xiao et al. 2008].
Thus, the proposed architecture utilizes standard indexing instead of a tree-based data
structure.

For DBSCAN to perform the clustering, two sets of range queries are performed;
the first obtains the immediate neighborhood of the particular point, and the second
set performs the range queries to obtain the extended neighborhood of points for that
cluster. In most cases, this second batch of range queries takes the longest portion
of execution time. This was corroborated by performing profiling tests in MATLAB
with multiple datasets and also varying parameters. The datasets used are data points
Table I. DBSCAN Range Query Bias Analysis

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>19504</td>
<td>25</td>
<td>10</td>
<td>238</td>
<td>19342</td>
</tr>
<tr>
<td>1</td>
<td>19504</td>
<td>25</td>
<td>80</td>
<td>2657</td>
<td>16995</td>
</tr>
<tr>
<td>1</td>
<td>19504</td>
<td>55</td>
<td>220</td>
<td>1903</td>
<td>17731</td>
</tr>
<tr>
<td>2</td>
<td>2015</td>
<td>25</td>
<td>8</td>
<td>346</td>
<td>1710</td>
</tr>
<tr>
<td>3</td>
<td>6472</td>
<td>70</td>
<td>100</td>
<td>193</td>
<td>6310</td>
</tr>
<tr>
<td>4</td>
<td>2237</td>
<td>100</td>
<td>90</td>
<td>176</td>
<td>2094</td>
</tr>
<tr>
<td>5</td>
<td>2927</td>
<td>80</td>
<td>100</td>
<td>96</td>
<td>2832</td>
</tr>
<tr>
<td>6</td>
<td>2003</td>
<td>100</td>
<td>60</td>
<td>2</td>
<td>2003</td>
</tr>
</tbody>
</table>

Fig. 2. FPGA DBSCAN hardware architecture.

obtained from corner detection in an image using a Harris Corner Detector [Harris and Stephens 1988] and were originally used in a Foveated Vision Processing application. These datasets are of varying spatial densities and consist of coordinates of local features detected in a variety of images. These results are shown in Table I.

These extended neighborhood range queries have no data dependencies and thus can be performed in parallel. Furthermore, the algorithm performs these queries by essentially having a queue of points on which these range queries need to be performed. Throughout runtime, this is constantly appended with new points and thus further parallelization can be extracted. This is achieved by loading all the points in the queue at each iteration and subsequently performing all the range queries for these points concurrently. This reduces the computation time significantly.

Figure 2 shows a hardware architecture diagram for the design outlining all the key modules. The input data are assumed to be stored in the Input Memory element, which is not internal to the DBSCAN IP Core. Having the input data stored externally allows
for maximum flexibility, but, in turn, some specifications are enforced with regards to how the input data are supplied to the DBSCAN IP Core. It is assumed that all the dimensions of the currently addressed data point are available simultaneously. Using an FPGA device, this can be achieved by appropriately configuring the BRAM to certain widths or by using multiple BRAM blocks and spreading the data across these blocks. If external SDRAM is used for the input memory, care has to be taken that the available bandwidth satisfies this criterion. Furthermore, it is assumed that the memory subsystem can provide a data point every clock cycle, which is possible through pipelining or using SRAMs. In the case that SDRAM is used for the input memory, pipelining will most probably be required to maintain high clock speeds. In the diagram, a multiplexer that is external to the DBSCAN IP Core is also shown. This makes it possible to shift the control of the Input Memory address from the DBSCAN block to the external system in order to output the results. This would only be required if the Input Memory block is single-port; if this were dual-port, this could be done directly. The architecture is designed to accommodate both cases.

The other two RAM elements in the architecture are the Cluster ID Memory and the Visited Flag Memory, which are internal to the IP Core and are implemented in BRAM. The former stores the cluster identification number for each data point, whereas the latter marks whether a point has been visited.

The immediate neighborhood range query results are stored in a FIFO memory element, which is implemented using the available BRAM/FIFO resources on the FPGA. This serves as the point queue on which the extended neighborhood range queries are performed. However, this does not store the actual data points, but just their addresses in main memory.

The main parallelized aspect of the design is the computation of the extended neighborhood range queries. This is done by performing multiple distance measurements simultaneously by using multiple blocks of the Manhattan Distance Calculation Datapath. This element is automatically generated based on the number of dimensions set and is also pipelined for high clock frequency. It should be noted as well that increasing the data precision and the number of dimensions does not have any impact on the latency of the design because the hardware is reconfigured to perform the calculations in parallel. This component is designed to work as a black box in the sense that, given two data points and the \( Eps \) parameter value, it provides an output signal signifying whether or not the distance between the two points is smaller than or equal to \( Eps \). Since the data point should only be stored into the queue if that condition is satisfied, this output signal is then used as a write-enable for the FIFO that stores the result of the extended neighborhood range query. The combination of a distance calculation block and a FIFO is referred to as a PE. As shown in the diagram, multiple PEs can be instantiated depending on the available resources and the target performance. Once again, each parallel-element FIFO stores only the addresses of the coordinates and not the actual data point itself. This is key because it makes the system very scalable because the amount of BRAM resources required does not change with the number of dimensions or bit precision. The elements that need to be regenerated when the number of dimensions is increased are the Input Memory pipeline FIFO, the Manhattan Distance Calculation Datapath, and the registers that store the current points that are currently being checked.

Although the results of multiple range queries are obtained simultaneously with these PEs, the cluster identification number and visited flag must be updated serially and, therefore, there needs to be a way of selecting between the separate parallel elements. This selection is controlled by the Finite State Machine (FSM), and it is crucial that the read-enable signal is high for only one FIFO at a time. Correspondingly, the outputs of the FIFOs also need to be considered individually. This is achieved
through the use of a decoder and a multiplexer. If the number of parallel elements is fairly large, the multiplexer would have a very long critical path, resulting in lower clock speeds. To remedy this, the multiplexer is pipelined.

To perform the clustering, the DBSCAN FSM iterates through the points in the data memory, and, if the data point is not marked as visited in the visited flag memory, a range query is performed by checking the distance of that point to all the other points in the dataset. All the points that are within the $Eps$ neighborhood are then stored in the immediate neighborhood data ID FIFO. If the number of elements is greater than or equal to $MinPts$, these points are assigned to the current cluster, and the FSM then loads into the register bank all available points in the immediate neighborhood FIFO or as limited by the number of available PEs. Subsequently, this batch of range queries is performed concurrently by loading a new value from the input coordinate memory on each clock cycle and measuring the distance between this point and all the points associated with each PE. In the case that the points satisfy the range query criteria, they are then stored in the respective FIFO. The element count for each FIFO is then checked against $MinPts$ and, if the condition is satisfied, these points are added to the immediate neighborhood queue to continue expanding the cluster. This whole process is repeated until there are no points left in the queue, at which point the next memory element is checked to start forming a new cluster.

With regards to number representation, it was determined that using fixed-point representation was the most appropriate for this implementation. This is due to the massively parallel nature of the architecture, particularly when it comes to the Manhattan Distance Calculation units. Using fixed-point instead of floating-point representation allows these units to be as small and as fast as possible.

4. EXPERIMENTAL RESULTS

A fully parameterizable IP core was developed using VHSIC Hardware Description Language (VHDL) and was designed and synthesized using the Xilinx ISE 14.1 Suite. Designing the system to be fully parameterizable proved challenging. Great care was taken to provide a means to control almost all aspects of the hardware architecture, which, on synthesis, generates automatically with minimal user intervention. The proposed architecture was synthesized for the Xilinx Virtex 7 XC7VX690T-3 FPGA, and, subsequently, its performance was evaluated through post-synthesis simulation using the variety of datasets described in Section 3.

Since most of the current works have focused on 2D point clustering, the same approach is followed in this performance evaluation. Figure 3 shows a visualization of this dataset, with the points to be clustered marked in red. Being pixel coordinates, these
datasets are therefore two-dimensional and each dimension is stored with 16-bit precision. Maximum clock speeds reported by the synthesis tool for this design with 2D input data and 1–710 PEs range from 350 to 410 MHz. The post-synthesis simulation results are then compared to a range of software methods run on a desktop computer with an Intel Core i7 2600K 3.4GHz Sandy Bridge processor and 16GB of DDR3-1066 MHz memory. The evaluated design instance targets an image processing application; however, the proposed architecture can be configured to handle multi-dimensional data of any word length without any impact on the latency of the system, provided the target FPGA is large enough. In the current implementation, it was assumed that the data points exist already in the FPGA. The proposed system instantiated in the target FPGA can accommodate a number of points that is greater than that required by most applications.

Table II shows the resource utilization along with the maximum clock speed and respective power consumption for varying numbers of PEs. The power consumption is estimated using the Xilinx XPower Analyzer tool and includes both the dynamic and static power. From this table, we can determine that, with 16-bit precision and 2D data, the design occupies a minimum of approximately 0.1%, with each PE taking up 0.042% of slice and Look-Up Table (LUT) area. BRAM utilization is solely dependent on the configuration for that particular application and whether or not the input memory is stored in BRAM. The array of parameters available provides full control over the sizes of each element, and, therefore, the amount of BRAM resources used can be calculated.

The proposed system was compared against three software implementations. The first of these is the MATLAB implementation, whereas the second and third were measured by ELKI [Achtert et al. 2013], which is a software clustering algorithm performance analysis tool written by the developers of DBSCAN. One of these measurements uses standard indexing, whereas the other was done using R*-Tree indexing. To provide a fair comparison, the R*-Tree timing includes both the time taken for the generation of the tree data structure and the execution of the DBSCAN algorithm accelerated by that data structure. To provide a worst-case comparison, the software execution time shown for each case is the shortest one between three software implementations. The results for the tests performed, along with the respective chosen parameters, are shown in Table III. The Eps and MinPts parameters in these tests were primarily chosen to provide meaningful results for the targeted image processing application. The geometric mean of the speedups achieved is $31 \times$. Similarly, Figure 4 shows how the performance of the fastest software version and the proposed FPGA design scale with increasing dataset sizes.

It should be noted that the results achieved with the proposed FPGA implementation for the datasets tested were identical in terms of quality when compared to the software counterparts. The two main reasons for this are that no changes were made to how the algorithm processes the data and that the bit precision used for the data and internal core components was sufficient to have no deviations in the final result.

<table>
<thead>
<tr>
<th>No. of PEs</th>
<th>Max Clock Speed (MHz)</th>
<th>LUT Utilization (%)</th>
<th>BRAM/FIFO Utilization (%)</th>
<th>Total Power (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>409</td>
<td>0.1</td>
<td>1</td>
<td>0.57</td>
</tr>
<tr>
<td>25</td>
<td>413</td>
<td>1</td>
<td>5</td>
<td>0.84</td>
</tr>
<tr>
<td>50</td>
<td>393</td>
<td>2</td>
<td>8</td>
<td>1.03</td>
</tr>
<tr>
<td>100</td>
<td>395</td>
<td>4</td>
<td>15</td>
<td>1.75</td>
</tr>
<tr>
<td>150</td>
<td>391</td>
<td>6</td>
<td>22</td>
<td>2.28</td>
</tr>
<tr>
<td>300</td>
<td>378</td>
<td>12</td>
<td>42</td>
<td>3.90</td>
</tr>
<tr>
<td>500</td>
<td>372</td>
<td>20</td>
<td>69</td>
<td>6.92</td>
</tr>
<tr>
<td>710</td>
<td>353</td>
<td>34</td>
<td>98</td>
<td>8.97</td>
</tr>
</tbody>
</table>
Table III. FPGA DBSCAN Implementation Performance Analysis Results

<table>
<thead>
<tr>
<th>Dataset No.</th>
<th>No. of Points</th>
<th>Eps</th>
<th>MinPts</th>
<th>Parallel Elements (PEs)</th>
<th>Clock Speed (MHz)</th>
<th>Software Time (s)</th>
<th>FPGA Time (ms)</th>
<th>Speed-Up</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>19,504</td>
<td>25</td>
<td>80</td>
<td>300</td>
<td>377.98</td>
<td>7.16</td>
<td>211.88</td>
<td>33.77</td>
</tr>
<tr>
<td>1</td>
<td>6,472</td>
<td>70</td>
<td>100</td>
<td>150</td>
<td>391.11</td>
<td>1.74</td>
<td>49.56</td>
<td>35.11</td>
</tr>
<tr>
<td>2</td>
<td>2,015</td>
<td>25</td>
<td>8</td>
<td>85</td>
<td>405.48</td>
<td>0.13</td>
<td>2.77</td>
<td>46.21</td>
</tr>
<tr>
<td>3</td>
<td>2,237</td>
<td>100</td>
<td>90</td>
<td>150</td>
<td>391.11</td>
<td>0.28</td>
<td>9.76</td>
<td>28.69</td>
</tr>
<tr>
<td>5</td>
<td>2,927</td>
<td>80</td>
<td>100</td>
<td>150</td>
<td>391.11</td>
<td>0.58</td>
<td>22.34</td>
<td>26.14</td>
</tr>
<tr>
<td>6</td>
<td>2,003</td>
<td>100</td>
<td>60</td>
<td>150</td>
<td>391.11</td>
<td>0.19</td>
<td>8.64</td>
<td>22.45</td>
</tr>
</tbody>
</table>

Fig. 4. Graph showing performance scalability with increasing numbers of points.

The conducted experiments show that there is an upper limit on how much parallelism can be extracted from a dataset, and this is dependent on the combination of the spatial density of the data and the parameters used. This is due to the fact that, for each point checked, there is only a limited number of points returned with the immediate neighborhood range query. Increasing the number of PEs beyond this number would not provide additional performance benefits. In spite of this, the results show that the proposed parallelization strategy proves significantly beneficial. The amount of parallelism available also increases with dataset size. The choices of the numbers of PEs used in the tests shown in Table III were made to ensure that the number of range queries performed in parallel are maximized for each dataset. This is based on a MATLAB model developed to analyze the performance effects of varying numbers of PEs on the system. This MATLAB model essentially runs the algorithm and keeps track of the number of equivalent cycles that the proposed design would require to perform the same task. The number of PEs is a parameter that can be specified such that the neighborhood range queries performed in parallel are not counted. Additionally, the model also calculates the number of PEs required to take full advantage of the parallelism available in a particular dataset.

The results show that for the range of datasets and parameters tested, which provide a wide range of test cases with varying spatial density, significant performance can be exploited even with a small number of PEs. Figure 5 shows how this applies to two particular test cases. As shown in Table III, the maximum clock speed that the design can be run at varies with the number of PEs. This is mainly due to the longer critical paths introduced and partly also due to the fact that the synthesis tool cannot optimize as effectively when more resources are used. The FPGA times reported in the results were measured with the design running at the maximum clock speed attainable with the respective number of PEs.

Figure 6(a) shows that the time taken to cluster the dataset increases approximately linearly with the MinPts parameter. This is due to more parallelism potentially becoming available in the data as this parameter gets smaller. In this case, when MinPts = 0,
maximum parallelism is achieved, with the result being a single large cluster. On the other hand, when \( \text{MinPts} = 60 \), no clusters are formed and therefore no parallelism can be extracted. Figure 6(b) shows that the relationship is not linear for the \( Eps \) parameter. When the \( Eps \) parameter is small, we encounter the same issue in which only a few small clusters are formed and therefore little performance gain can be obtained through parallelism. As \( Eps \) becomes larger, the number of PEs becomes the limiting factor, and, therefore, more are required to take advantage of the parallelism available in the data. Additionally, as occurs with the standard DBSCAN implementations, with larger \( Eps \), the algorithm takes longer to compute.

Furthermore, the proposed system was tested using the datasets that were used in Thapa et al. [2010], which the authors have kindly provided. It should be noted that unlike the datasets tested previously, these are synthetic datasets and have constant spatial density throughout, with the points ordered by cluster. Table IV shows the execution times of the various implementations with the parameters set to \( Eps = 1.5 \) and \( \text{MinPts} = 4 \) as used in Thapa et al. [2010]. The number of PEs was set to 50 because this extracts the maximum amount of parallelism available in the data and allows for a clock speed of 393MHz. The geometric mean of the speedups achieved in synthetic dataset tests is \( 202 \times \) when compared to the software implementations and \( 143 \times \) when compared to the GPU implementation.

To analyze the performance of the design when clustering datasets with an increasing number of dimensions, synthetic datasets similar to those used in Thapa et al.
Table IV. DBSCAN FPGA and GPU Performance Comparison

<table>
<thead>
<tr>
<th>No. of Points</th>
<th>Software Time (s)</th>
<th>Sequential Time (s) [Thapa et al. 2010]</th>
<th>GPU Time (ms) [Thapa et al. 2010]</th>
<th>FPGA Time (ms)</th>
<th>Speedup over Software</th>
<th>Speedup over GPU</th>
</tr>
</thead>
<tbody>
<tr>
<td>5,000</td>
<td>0.56</td>
<td>1.33</td>
<td>340</td>
<td>2.6</td>
<td>215.55</td>
<td>130.87</td>
</tr>
<tr>
<td>10,000</td>
<td>1.69</td>
<td>4.5</td>
<td>1120</td>
<td>8.4</td>
<td>201.14</td>
<td>133.30</td>
</tr>
<tr>
<td>15,000</td>
<td>3.53</td>
<td>6.82</td>
<td>2490</td>
<td>17.41</td>
<td>202.76</td>
<td>143.02</td>
</tr>
<tr>
<td>20,000</td>
<td>5.64</td>
<td>9.09</td>
<td>4910</td>
<td>29.62</td>
<td>190.42</td>
<td>165.78</td>
</tr>
</tbody>
</table>

Table V. FPGA DBSCAN Multidimensional Performance with Variable Size Datasets Analysis

<table>
<thead>
<tr>
<th>No. of Dimensions</th>
<th>No. of Points</th>
<th>Software Time (s)</th>
<th>FPGA Time (ms)</th>
<th>Speedup</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>200</td>
<td>0.002</td>
<td>0.08</td>
<td>25.14</td>
</tr>
<tr>
<td>3</td>
<td>1,000</td>
<td>0.067</td>
<td>1.15</td>
<td>58.36</td>
</tr>
<tr>
<td>4</td>
<td>5,000</td>
<td>1.184</td>
<td>16.19</td>
<td>73.15</td>
</tr>
<tr>
<td>5</td>
<td>25,000</td>
<td>17.657</td>
<td>204.78</td>
<td>86.22</td>
</tr>
</tbody>
</table>

Table VI. FPGA DBSCAN Multidimensional Performance with Same Size Datasets Analysis

<table>
<thead>
<tr>
<th>No. of Dimensions</th>
<th>No. of Points</th>
<th>Software Time (s)</th>
<th>FPGA Time (ms)</th>
<th>Speedup</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>5,000</td>
<td>0.665</td>
<td>3.55</td>
<td>187.08</td>
</tr>
<tr>
<td>3</td>
<td>5,000</td>
<td>0.826</td>
<td>3.18</td>
<td>260.11</td>
</tr>
<tr>
<td>4</td>
<td>5,000</td>
<td>1.117</td>
<td>3.00</td>
<td>372.0</td>
</tr>
<tr>
<td>5</td>
<td>5,000</td>
<td>1.323</td>
<td>3.31</td>
<td>399.65</td>
</tr>
</tbody>
</table>

[2010] were generated. These were generated so that they have constant spatial density throughout and were organized to form eight clusters with the same $Eps$ and $MinPts$ parameters. Each cluster is made up of five points in every dimension. Consequently, all other effects on performance, except for the number of points, are minimized. Table V shows the simulation results when clustering data in a range from two to five dimensions. The $Eps$ and $MinPts$ parameters were both set to 5 and the number of PEs was set to 50. This results in an estimated maximum clock speed of 395MHz.

As can be seen from Table V, the execution time of the proposed FPGA implementation is significantly less when compared to the software counterpart. To provide another perspective, an experiment was performed to see how the performance changes when the number of points is kept constant and the number of dimensions increase. Table VI shows the results of these simulations. The slight differences in the FPGA times are due to the fact that the cluster sizes differ from one dataset to another, and, therefore, more parallelism can be extracted in some cases. These results also show that although the number of dimensions does not affect the execution time of FPGA implementation, the execution time of the software implementation increases significantly. Figure 7 show the execution times and speedups of both dataset groups. Significant performance benefits are seen with increasing numbers of dimensions because the distance calculations are being performed in parallel and therefore are not impacting the performance of the algorithm.

5. PERFORMANCE AND RESOURCE CONSIDERATIONS

As discussed, all experimental results shown are based on post-synthesis simulations of the design. Furthermore, the results were obtained with the assumption that the input data are already in the FPGA itself. Consequently, the execution times shown do not include the time required to transfer the data from a host to the FPGA device, as might be required in a real application. This assumption is valid for datasets that fit in the target FPGA BRAM because, as discussed in Shaobo Shi and Wang [2014], the
time taken to cluster the data with DBSCAN is much more than that need to transfer the data.

On the other hand, when the dataset is significantly larger, transferring all the information to BRAM would not be the best approach. As shown in Shaobo Shi and Wang [2014], even with a small Xilinx ML605 board, which has 512MB of DDR3 SDRAM, a data transfer rate of 256 bits per cycle can be achieved from external memory. In these cases, keeping the input memory external to the FPGA and transferring one data point with N dimensions per clock cycle, as the design expects, would be feasible for most standard applications. For example, this would provide the ability to cluster datasets with 8 dimensions, each of 32-bit precision. Furthermore, with the ability to configure the memory read pipeline depth as a synthesis parameter, this is even less of a problem. Since the input memory is always read sequentially for each range query performed, the latency penalty introduced is very small. Therefore, the performance impact is negligible, especially when considering that the design can be run at a higher frequency once the input memory is pipelined. Simulations of the proposed design show that increasing the pipeline depth from 1 to 2 only increases the computation time by 0.26 ms because operating frequency can be also be increased from 353.47MHz to 383.09MHz. This only accounts for a 9.03% increase in computation time when clustering Dataset 1, which has 19,504 points.

Other BRAM-based blocks in the design are not affected by the data precision or dimensionality of the input data, and, because they are accessed in a non-sequential manner, it is important that these are internal to the FPGA chip. These elements, however, are relatively small because they either store the cluster IDs, a single bit to mark the data point as visited, or store memory addresses. The parameters affecting how many resources these elements consume are the number of data points being clustered and the number of PEs synthesized.

6. FUTURE WORK AND CONCLUSIONS
This article presents a novel parallelization strategy for the DBSCAN algorithm and a hardware architecture suitable for FPGAs based on that strategy. The proposed design utilizes key aspects of the FPGA fabric, such as its parallelism and reconfigurability, in order to accelerate the targeted algorithm. Additionally, all aspects of the design are highly parameterizable, including the data precision and dimensionality.

Currently, the limiting factor of the design is the size of the dataset that can be clustered because this is directly limited by resources, particularly the amount of

![Fig. 7. Performance scalability with number of dimensions.](image-url)
BRAM/FIFOs available on the particular FPGA device used. However, adapting a similar map-reduce structure to the one proposed in He et al. [2011], where very large datasets are clustered by spreading the computation across multiple computer nodes, could theoretically be adapted for this design. Using this scheme, multiple interconnected FPGAs, each with an adapted version of this proposed implementation, can be used as a single node in a cluster. This would in turn allow for even more parallelism, along with the ability to cluster very large databases. This approach, however, should be investigated thoroughly because great care needs to be taken to minimize communication overheads as much as possible, which could lead to severe performance degradation.

In conclusion, when compared to established software methods, simulations show that the proposed design achieves considerable performance benefits, higher than those obtained using the GPU implementations in Thapa et al. [2010] and Andrade et al. [2013]. Additionally, performance gains are achieved even with small datasets because there is very little overhead with the proposed parallelization strategy. With regards to the VLSI implementation, although the proposed system cannot match its performance, it is significantly more flexible and allows for the clustering of larger datasets with more dimensions while still providing substantially high performance.

REFERENCES


ACM Transactions on Reconfigurable Technology and Systems, Vol. 9, No. 1, Article 2, Publication date: November 2015.


Received June 2014; revised November 2014; accepted January 2015