LUT-SR Uniform Generators for FPGAs

This page has the source code for the paper "FPGA-Optimised Uniform Random Number Generators using LUTs and Shift Registers" which was presented at FPL 2010. The idea of the paper was to design uniform random number generators for FPGAs which provide all of the following properties: