

# STeffiHLS: Separation Logic-Assisted Code Transformations for Efficient High-Level Synthesis

Felix Winterstein

14 May 2014

Contact: [f.winterstein12@imperial.ac.uk](mailto:f.winterstein12@imperial.ac.uk)




## Executive summary

- HLS tools require manual source code refactoring...
  - ... to map pointer-manipulating programs efficiently into HW
- Static program analysis
  - Analyse pointer-based memory accesses and heap layout
  - Identify disjoint, independent regions in heap memory
- Source-to-source transformations
  - Partition heap across on-chip memory banks
  - Automatic loop parallelization

## Executive summary

- HLS tools require manual source code refactoring...
  - ... to map pointer-manipulating programs efficiently into HW
- Static program analysis
  - Analyse pointer-based memory accesses and heap layout
  - Identify disjoint, independent regions in heap memory
- Source-to-source transformations
  - Partition heap across on-chip memory banks
  - Automatic loop parallelization



Some examples ...

... of COTS FPGAs in ESA's Ground Station Division



Some examples ...

... of COTS FPGAs in ESA's Ground Station Division

Device
Mono-static space surveillance radar
Bi-static space surveillance radar
Phased array radar demonstrator (in-house cross verification)
Ground station modem system
NextGen tracking, telemetry and command processor
Combined high-rate telemetry and ranging transceiver
OPS-SAT: experimental satellite in low Earth orbit
SARAS: direction finding for rapid signal acquisition

Some examples ...

... of COTS FPGAs in ESA's Ground Station Division

Device
Mono-static space surveillance radar
SARAS: direction finding for rapid signal acquisition

Modern FPGAs allow us to map increasingly complex applications to reconfigurable logic

**If they weren't so hard to program...**

Tool	Input language
Cadence C-to-Silicon	C
Synopsys Synphony C Compiler	C
Mentor Graphics Catapult C	C
Impulse CoDeveloper	C
Xilinx Vivado HLS	C
Bluespec	BSV
National Instruments LabVIEW FPGA	LabVIEW schematic
Xilinx System Generator for DSP	Matlab/Simulink
DEFACTO	C
ROCCC	C
LegUP	C
Chisel	Scala

## Examples of HLS applications

Author	Application
Meeus et al. (2012)	Image processing
Sarkar et al. (2009)	Stream-based video processing
BDTI (2010)	- Stream-based video processing - Stream-based signal processing
Hammani et al. (2008)	- Image and signal processing - Ray casting
Cong et al. (2013)	Image processing
Cong et al. (2011)	Image processing


- Mainly regular control flow/ memory access
- Pointers, dynamic memory allocation, linked data structures? **Worth considering at all?**

- **Case study: High-level synthesis of dynamic data structures**
- Challenge
- Motivating example
- Leveraging recent advances in software verification
- Implementation and results
- Outlook


## Case study:

- Compare computational properties of two algorithms for *K*-means clustering
- SW/ RTL/ HLS implementations
- Code available on GitHub (Vivado-KMeans)


# K-means clustering




- Automatic partitioning




- Automatic partitioning
- $K$  is a known parameter (e.g.  $K=4$ )
- Clusters represented by their centres
- Centre position determines cluster assignment
- Find optimal positioning




- Automatic partitioning
- $K$  is a known parameter (e.g.  $K=4$ )
- Clusters represented by their centres
- Centre position determines cluster assignment
- Find optimal positioning




- Automatic partitioning
- $K$  is a known parameter (e.g.  $K=4$ )
- Clusters represented by their centres
- Centre position determines cluster assignment
- Find optimal positioning




- Automatic partitioning
- $K$  is a known parameter (e.g.  $K=4$ )
- Clusters represented by their centres
- Centre position determines cluster assignment
- Find optimal positioning



- Automatic partitioning
- $K$  is a known parameter (e.g.  $K=4$ )
- Clusters represented by their centres
- Centre position determines cluster assignment
- Find optimal positioning






```


for all  $x_i \in \text{data points}$  do
  for all  $z_j \in \text{centers}$  do
    compute distance  $\|x_i - z_j\|^2$ 
    pick & update closest center
  end for
end for
  
```

- For each data point ...
- search among  $K$  candidates for the closest center
- Popular for HW implementation  
Leeser 2001, Estlick 2001, Wang 2007, Kutty 2013, ...




- Recursively split data set
- Build a pointer-linked tree data structure

\* "The Filtering Algorithm",  
Kanungo et al., 2002




- Recursively split data set
- Build a pointer-linked tree data structure
- Clustering: Recursive tree traversal
- Acceleration through
  - Considering ONLY PROMISING candidates in the search for the closest center
  - Search space pruning (sub-trees)

\* "The Filtering Algorithm",  
Kanungo et al., 2002




- Recursively split data set
- Build a pointer-linked tree data structure
- Clustering: Recursive tree traversal
- Acceleration through
  - Considering ONLY PROMISING candidates in the search for the closest center
  - Search space pruning (sub-trees)
- Dynamically (de-)allocate memory to store intermediate results

\* "The Filtering Algorithm",  
Kanungo et al., 2002



## Brute-force algorithm

- Computationally expensive
- Simple control flow
- Embarrassingly parallel




## Tree-based algorithm

- Data-dependent control flow
- Pointer-based tree traversal
- Dynamic memory allocation

## The battlefield

Implementation




Identical area constraint for FPGA implementations: 6500 slices

Time per clustering iteration [ms]

## The battlefield


Implementation

Software  
C++, GCC -O3  
Intel i7, 3.4GHz




Identical area constraint for FPGA implementations: 6500 slices

## The battlefield




Identical area constraint for FPGA implementations: 6500 slices

## The battlefield




Identical area constraint for FPGA implementations: 6500 slices

## The battlefield




Identical area constraint for FPGA implementations: 6500 slices

## The battlefield




Tree-based algorithm:  
7.2x improvement  
after extensive source  
code refactoring

Identical area constraint for FPGA implementations: 6500 slices



## Brute-force algorithm

- Computationally expensive
- Simple control flow
- Embarrassingly parallel
- **Seamless C-to-FPGA implementation**



## Tree-based algorithm

- Data-dependent control flow
- Pointer-based tree traversal
- Dynamic memory allocation
- **C-to-FPGA requires substantial code modifications**


## Tree-based algorithm:

- Memory partitioning
- Parallelization
- Custom implementation of dynamic memory allocation
- Loop flattening
- Loop distribution
- Custom bit widths
- ...


## Automate

- Memory partitioning
- Parallelization
- Custom implementation of dynamic memory allocation
- Loop flattening
- Loop distribution
- Custom bit widths
- ...


- Case study: High-level synthesis of dynamic data structures
- **Challenge**
- Motivating example
- Leveraging recent advances in software verification
- Implementation and results
- Outlook



HLS



## SW memory model




```
int main() {  
    x = A[i];  
    p = new int;  
    *p = 3;  
    ...  
}
```

Works well for 'regular' memory accesses  
(polyhedral model, ex. Cong, Pouchet..)

## Lack of automated optimizations ...

- ... for programs using pointers
- ... because pointers are difficult to analyze
- ... and memory is allocated, disposed, and reused at run-time
- Yet widely used in SW

## SW memory model




```
int main() {
    x = A[i];
    p = new int;
    *p = 3;
    ...
}
```

Lack of automated optimizations ...

- ... for programs using pointers
- ... because pointers are difficult to analyze
- ... and memory is allocated, disposed, and reused at run-time
- Yet widely used in SW

**STeffiHLS takes a step towards closing this gap**


SW memory model




```
int main() {
    x = A[i];
    p = new int;
    *p = 3;
    ...
}
```

## Our goal

- Partition heap-allocated data structures ('heaplets')
- Synthesize a parallel implementation




## SW memory model




## Our goal

- Partition heap-allocated data structures ('heaplets')
- Synthesize a parallel implementation



- Ensure that heap partitions are 'private'


## SW memory model



- Case study: High-level synthesis of dynamic data structures
- Challenge
- **Motivating example**
- Leveraging recent advances in software verification
- Implementation and results
- Outlook

Can we parallelize  
this loop?


```
s = PUSH(root, s);  
while s!=0 do  
    s = POP(&u, s);  
    ... do something  
    if (u->left!= 0) && (u->right!=0) then  
        s = PUSH(u->right, s);  
        s = PUSH(u->left, s);  
    end if  
    delete u;  
end while
```



```

s = PUSH(root, s);
while s!=0 do
  s = POP(&u, s);
  ... do something
  if (u->left!= 0) && (u->right!=0) then
    s = PUSH(u->right, s);
    s = PUSH(u->left, s);
  end if
  delete u;
end while

```



```
s = PUSH(root, s);
```

```
while s!=0 do
```

```
    s = POP(&u, s);
```

```
    ... do something
```

```
    if (u->left!= 0) && (u->right!=0) then
```


```
        s = PUSH(u->right, s);
```

```
        s = PUSH(u->left, s);
```

```
    end if
```

```
    delete u;
```

```
end while
```



```
s = PUSH(root, s);
```

```
while s!=0 do
```

```
    s = POP(&u, s);
```

```
    ... do something
```

```
    if (u->left!= 0) && (u->right!=0) then
```


```
        s = PUSH(u->right, s);
```

```
        s = PUSH(u->left, s);
```

```
    end if
```

```
    delete u;
```


```
end while
```



```


s = PUSH(root, s);
while s!=0 do
  s = POP(&u, s);
  ... do something
  if (u->left!= 0) && (u->right!=0) then
    s = PUSH(u->right, s);
    s = PUSH(u->left, s);
  end if
  delete u;
end while

```




```

s = PUSH(root, s);
while s!=0 do
    s = POP(&u, s);
    ... do something
    if (u->left!= 0) && (u->right!=0) then
        s = PUSH(u->right, s);
        s = PUSH(u->left, s);
    end if
    delete u;
end while
    
```




```

s = PUSH(root, s);
while s!=0 do
    s = POP(&u, s);
    ... do something
    if (u->left!= 0) && (u->right!=0) then
        s = PUSH(u->right, s);
        s = PUSH(u->left, s);
    end if
    delete u;
end while
    
```




```

s = PUSH(root, s);
while s!=0 do
    s = POP(&u, s);
    ... do something
    if (u->left!= 0) && (u->right!=0) then
        s = PUSH(u->right, s);
        s = PUSH(u->left, s);
    end if
    delete u;
end while
    
```




```

s = PUSH(root, s);
while s!=0 do
    s = POP(&u, s);
    ... do something
    if (u->left!= 0) && (u->right!=0) then
        s = PUSH(u->right, s);
        s = PUSH(u->left, s);
    end if
    delete u;
end while
    
```



```

s = PUSH(root, s);
while s!=0 do
  s = POP(&u, s);
  ... do something
  if (u->left!= 0) && (u->right!=0) then
    s = PUSH(u->right, s);
    s = PUSH(u->left, s);
  end if
  delete u;
end while
  
```




```

s = PUSH(root, s);
while s!=0 do
  s = POP(&u, s);
  ... do something
  if (u->left!= 0) && (u->right!=0) then
    s = PUSH(u->right, s);
    s = PUSH(u->left, s);
  end if
  delete u;
end while


```

After two iterations...



```


s = PUSH(root, s);
while s!=0 do
    s = POP(&u, s);
    ... do something
    if (u->left!= 0) && (u->right!=0) then
        s = PUSH(u->right, s);
        s = PUSH(u->left, s);
    end if
    delete u;
end while
    
```



```

s = PUSH(root, s);
while s!=0 do
    s = POP(&u, s);
    ... do something
    if (u->left!= 0) && (u->right!=0) then
        s = PUSH(u->right, s);
        s = PUSH(u->left, s);
    end if
    delete u;
end while
    
```

- Partition linked list and tree




```

... preamble (accessing root node)

while  $s_a \neq 0$  do
    ... loop body (access left sub-tree)
end while

while  $s_b \neq 0$  do
    ... loop body (access right sub-tree)
end while
    
```

- Partition linked list and tree



... preamble (accessing root node)

**while**  $s_a \neq 0$  **do**

... loop body (access left sub-tree)


**end while**

**while**  $s_b \neq 0$  **do**

... loop body (access right sub-tree)

**end while**

- Partition linked list and tree
- Will the **red loop** ever access data in the **green partition**?



... preamble (accessing root node)

**while**  $s_a \neq 0$  **do**

... loop body (access left sub-tree)


**end while**

**while**  $s_b \neq 0$  **do**

... loop body (access right sub-tree)

**end while**

- Partition linked list and tree
- Will the **red loop** ever access data in the **green partition**? No!



... preamble (accessing root node)

**while**  $s_a \neq 0$  **do**

... loop body (access left sub-tree)


**end while**

**while**  $s_b \neq 0$  **do**

... loop body (access right sub-tree)

**end while**

- Partition linked list and tree
- Will the **red loop** ever access data in the **green partition**? No!
- Parallelization is legal (does not violate data dependencies)




... preamble (accessing root node)


```
while  $s_a \neq 0$  do
    ... loop body (access left sub-tree)
end while
```

```
while  $s_b \neq 0$  do
    ... loop body (access right sub-tree)
end while
```


- Partition linked list and tree
- Will the **red loop** ever access data in the **green partition**? No!
- Parallelization is legal (does not violate data dependencies)
- Why is it hard for a tool to figure this out?



Heap accessed  
in the next  
iteration




Heap accessed  
in the next  
iteration




Heap accessed in  
some iteration in  
the future

Heap accessed  
in the next  
iteration




Heap accessed in  
some iteration in  
the future

- Do these iterations access the same memory cell?




- Do these iterations access the same memory cell?

heap[s]



- Do these iterations access the same memory cell?


`heap[heap[s].u]`



- Do these iterations access the same memory cell?

`heap[heap[s].u]`


`heap[s]`



- Do these iterations access the same memory cell?

`heap[heap[s].u]`


`heap[heap[s].n]`



- Do these iterations access the same memory cell?

`heap[heap[s].u]`


`heap[heap[heap[s].n].n]`



- Do these iterations access the same memory cell?

`heap[heap[s].u]`

`heap[heap[heap[heap[s].n].n].u]`




- Do these iterations access the same memory cell?

$\text{heap}[\text{heap}[s].u]$

$\text{heap}[\text{heap}[\text{heap}[\text{heap}[s].n].n].u]$

$= ?$




- Do these iterations access the same memory cell?

$\text{heap}[\text{heap}[s].u]$

$\text{heap}[\text{heap}[\text{heap}[\text{heap}[s].n].n].u]$

$= ?$




- Do these iterations access the same memory cell?

`heap[heap[s].u]`

`heap[heap[heap[heap[s].n].n].u]`

`= ?`




- Do these iterations access the same memory cell?

`heap[heap[s].u]`

`heap[heap[heap[heap[s].n].n].u]`

= ?

- Need to reason about structure, heap layout and disjointness



- Do these iterations access the same memory cell?

`heap[heap[s].u]`


`heap[heap[heap[heap[s].n].n].u]`

= ?


- Need to reason about structure, heap layout and disjointness
- None of this is explicit in the above representation

- Case study: High-level synthesis of dynamic data structures
- Challenge
- Motivating example
- **Leveraging recent advances in software verification**
- Implementation and results
- Outlook

Describe heap  
layout with  
formulae




Describe heap layout with formulae



$$s \rightarrow [u: u'_1, n: s'_1]$$


Describe heap layout with formulae



$$\underbrace{s}_{\text{points to}} \rightarrow [u: u'_1, n: s'_1]$$

“s points to


Describe heap layout with formulae



$$\underbrace{s}_{\text{points to}} \rightarrow \underbrace{[u: u'_1, n: s'_1]}_{\text{record with fields } u \text{ and } n}$$


“s points to a record with fields u and n”

Describe heap layout with formulae




$$s \rightarrow [u: u'_1, n: s'_1] \wedge s'_1 \rightarrow [u: u'_2, n: s'_2]$$

Describe heap layout with formulae




$$s \rightarrow [u: u'_1, n: s'_1] \wedge s'_1 \rightarrow [u: u'_2, n: s'_2] \wedge s'_2 \rightarrow [u: u'_3, n: 0]$$

Describe heap layout with formulae




$$s \rightarrow [u: u'_1, n: s'_1] \wedge s'_1 \rightarrow [u: u'_2, n: s'_2] \wedge s'_2 \rightarrow [u: u'_3, n: 0] \\ \wedge u'_1 \rightarrow [l: u'_4, r: u'_5]$$

Describe heap  
layout with  
formulae




$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] \quad \wedge \quad s'_1 \rightarrow [u: u'_2, n: s'_2] \quad \wedge \quad s'_2 \rightarrow [u: u'_3, n: 0] \\
 & \wedge \quad u'_1 \rightarrow [l: u'_4, r: u'_5] \quad \wedge \quad u'_3 \rightarrow [l: u'_8, r: u'_9]
 \end{aligned}$$

Describe heap layout with formulae




$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] \wedge s'_1 \rightarrow [u: u'_2, n: s'_2] \wedge s'_2 \rightarrow [u: u'_3, n: 0] \\
 & \wedge u'_1 \rightarrow [l: u'_4, r: u'_5] \wedge u'_3 \rightarrow [l: u'_8, r: u'_9] \wedge u'_2 \rightarrow [l: u'_6, r: u'_7]
 \end{aligned}$$

Describe heap  
layout with  
formulae



$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] \wedge s'_1 \rightarrow [u: u'_2, n: s'_2] \wedge s'_2 \rightarrow [u: u'_3, n: 0] \\
 & \wedge u'_1 \rightarrow [l: u'_4, r: u'_5] \wedge u'_3 \rightarrow [l: u'_8, r: u'_9] \wedge u'_2 \rightarrow [l: u'_6, r: u'_7] \\
 & \wedge \dots
 \end{aligned}$$


Describe heap layout with formulae



Conjunction '∧' does not rule out aliasing!

$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] \wedge s'_1 \rightarrow [u: u'_2, n: s'_2] \wedge s'_2 \rightarrow [u: u'_3, n: 0] \\
 & \wedge u'_1 \rightarrow [l: u'_4, r: u'_5] \wedge u'_3 \rightarrow [l: u'_8, r: u'_9] \wedge u'_2 \rightarrow [l: u'_6, r: u'_7] \\
 & \wedge \dots
 \end{aligned}$$

Describe heap layout with formulae




Formula below can also mean this

Conjunction '∧' does not rule out aliasing!

$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] \wedge s'_1 \rightarrow [u: u'_2, n: s'_2] \wedge s'_2 \rightarrow [u: u'_3, n: 0] \\
 & \wedge u'_1 \rightarrow [l: u'_4, r: u'_5] \wedge u'_3 \rightarrow [l: u'_8, r: u'_9] \wedge u'_2 \rightarrow [l: u'_6, r: u'_7] \\
 & \wedge \dots
 \end{aligned}$$

Describe heap layout with formulae



Formula below can also mean this

Conjunction

All  $u$ -pointers alias

$$u'_1 = u'_2 = u'_3 = u'_4 =$$

$$u'_5 = u'_6 = u'_7 = u'_8 = u'_9 = \dots$$


aliasing!

$$s \rightarrow [u: u'_1, n: s'_1] \wedge s'_1 \rightarrow [u: u'_2, n: s'_2] \wedge s'_2 \rightarrow [u: u'_3, n: 0]$$

$$\wedge u'_1 \rightarrow [l: u'_4, r: u'_5] \wedge u'_3 \rightarrow [l: u'_8, r: u'_9] \wedge u'_2 \rightarrow [l: u'_6, r: u'_7]$$

$$\wedge \dots$$


Describe heap layout with formulae



Conjunction  
' $\wedge$ ' does not  
rule out  
aliasing!

$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] \wedge s'_1 \rightarrow [u: u'_2, n: s'_2] \wedge s'_2 \rightarrow [u: u'_3, n: 0] \\
 & \wedge u'_1 \rightarrow [l: u'_4, r: u'_5] \wedge u'_3 \rightarrow [l: u'_8, r: u'_9] \wedge u'_2 \rightarrow [l: u'_6, r: u'_7] \\
 & \wedge \dots
 \end{aligned}$$

Describe heap layout with formulae




Could add loads of constraints

Conjunction '∧' does not rule out aliasing!

$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] \wedge s'_1 \rightarrow [u: u'_2, n: s'_2] \wedge s'_2 \rightarrow [u: u'_3, n: 0] \\
 & \wedge u'_1 \rightarrow [l: u'_4, r: u'_5] \wedge u'_3 \rightarrow [l: u'_8, r: u'_9] \wedge u'_2 \rightarrow [l: u'_6, r: u'_7] \\
 & \wedge \dots \wedge u'_1 \neq u'_2 \wedge u_1 \neq u'_3 \wedge u'_1 \neq u'_4 \wedge u'_1 \neq u'_5 \wedge u'_1 \neq u'_6 \wedge u'_1 \neq u'_7 \\
 & \wedge u'_1 \neq u'_8 \wedge u_1 \neq u'_9 \wedge u'_3 \neq u'_4 \wedge u'_3 \neq u'_5 \wedge u'_3 \neq u'_6 \wedge u'_3 \neq u'_7 \\
 & \wedge u'_3 \neq u'_8 \wedge u_2 \neq u'_3 \wedge u'_2 \neq u'_4 \wedge u'_2 \neq u'_5 \wedge u'_2 \neq u'_6 \wedge \dots
 \end{aligned}$$


Describe heap layout with formulae



O'Hearn,  
Reynolds,  
Ishtiaq, Yang:  
Separating  
conjunction  
'\*'

$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] \wedge s'_1 \rightarrow [u: u'_2, n: s'_2] \wedge s'_2 \rightarrow [u: u'_3, n: 0] \\
 & \wedge u'_1 \rightarrow [l: u'_4, r: u'_5] \wedge u'_3 \rightarrow [l: u'_8, r: u'_9] \wedge u'_2 \rightarrow [l: u'_6, r: u'_7] \\
 & \wedge \dots \wedge u'_1 \neq u'_2 \wedge u_1 \neq u'_3 \wedge u'_1 \neq u'_4 \wedge u'_1 \neq u'_5 \wedge u'_1 \neq u'_6 \wedge u'_1 \neq u'_7 \\
 & \wedge u'_1 \neq u'_8 \wedge u_1 \neq u'_9 \wedge u'_3 \neq u'_4 \wedge u'_3 \neq u'_5 \wedge u'_3 \neq u'_6 \wedge u'_3 \neq u'_7 \\
 & \wedge u'_3 \neq u'_8 \wedge u_2 \neq u'_3 \wedge u'_2 \neq u'_4 \wedge u'_2 \neq u'_5 \wedge u'_2 \neq u'_6 \wedge \dots
 \end{aligned}$$


Describe heap layout with formulae



O'Hearn,  
Reynolds,  
Ishtiaq, Yang:  
Separating  
conjunction  
'\*' rules out  
aliasing!

$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] \wedge s'_1 \rightarrow [u: u'_2, n: s'_2] \wedge s'_2 \rightarrow [u: u'_3, n: 0] \\
 & \wedge u'_1 \rightarrow [l: u'_4, r: u'_5] \wedge u'_3 \rightarrow [l: u'_8, r: u'_9] \wedge u'_2 \rightarrow [l: u'_6, r: u'_7] \\
 & \wedge \dots \wedge u'_1 \neq u'_2 \wedge u_1 \neq u'_3 \wedge u'_1 \neq u'_4 \wedge u'_1 \neq u'_5 \wedge u'_1 \neq u'_6 \wedge u'_1 \neq u'_7 \\
 & \wedge u'_1 \neq u'_8 \wedge u_1 \neq u'_9 \wedge u'_3 \neq u'_4 \wedge u'_3 \neq u'_5 \wedge u'_3 \neq u'_6 \wedge u'_3 \neq u'_7 \\
 & \wedge u'_3 \neq u'_8 \wedge u_2 \neq u'_3 \wedge u'_2 \neq u'_4 \wedge u'_2 \neq u'_5 \wedge u'_2 \neq u'_6 \wedge \dots
 \end{aligned}$$


Describe heap layout with formulae



O'Hearn,  
Reynolds,  
Ishtiaq, Yang:  
Separating  
conjunction  
'\*' rules out  
aliasing!

$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] * s'_1 \rightarrow [u: u'_2, n: s'_2] * s'_2 \rightarrow [u: u'_3, n: 0] \\
 & * u'_1 \rightarrow [l: u'_4, r: u'_5] * u'_3 \rightarrow [l: u'_8, r: u'_9] * u'_2 \rightarrow [l: u'_6, r: u'_7] \\
 & \wedge \dots \wedge u'_1 \neq u'_2 \wedge u_1 \neq u'_3 \wedge u'_1 \neq u'_4 \wedge u'_1 \neq u'_5 \wedge u'_1 \neq u'_6 \wedge u'_1 \neq u'_7 \\
 & \wedge u'_1 \neq u'_8 \wedge u_1 \neq u'_9 \wedge u'_3 \neq u'_4 \wedge u'_3 \neq u'_5 \wedge u'_3 \neq u'_6 \wedge u'_3 \neq u'_7 \\
 & \wedge u'_3 \neq u'_8 \wedge u_2 \neq u'_3 \wedge u'_2 \neq u'_4 \wedge u'_2 \neq u'_5 \wedge u'_2 \neq u'_6 \wedge \dots
 \end{aligned}$$


Describe heap layout with formulae



O'Hearn,  
Reynolds,  
Ishtiaq, Yang:  
Separating  
conjunction  
'\*' rules out  
aliasing!

$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] * s'_1 \rightarrow [u: u'_2, n: s'_2] * s'_2 \rightarrow [u: u'_3, n: 0] \\
 & * u'_1 \rightarrow [l: u'_4, r: u'_5] * u'_3 \rightarrow [l: u'_8, r: u'_9] * u'_2 \rightarrow [l: u'_6, r: u'_7] \\
 & \wedge \dots \wedge u'_1 \neq u'_2 \wedge u_1 \neq u'_3 \wedge u'_1 \neq u'_4 \wedge u'_1 \neq u'_5 \wedge u'_1 \neq u'_6 \wedge u'_1 \neq u'_7 \\
 & \wedge u'_1 \neq u'_8 \wedge u_1 \neq u'_9 \wedge u'_3 \neq u'_4 \wedge u'_3 \neq u'_5 \wedge u'_3 \neq u'_6 \wedge u'_3 \neq u'_7 \\
 & \wedge u'_3 \neq u'_8 \wedge u_2 \neq u'_3 \wedge u'_2 \neq u'_4 \wedge u'_2 \neq u'_5 \wedge u'_2 \neq u'_6 \wedge \dots
 \end{aligned}$$


Describe heap layout with formulae



O'Hearn,  
Reynolds,  
Ishtiaq, Yang:  
Separating  
conjunction  
'\*' rules out  
aliasing!

- $s \rightarrow [u: u'_1, n: s'_1] * s'_1 \rightarrow [u: u'_2, n: s'_2] * s'_2 \rightarrow [u: u'_3, n: 0]$
- $* u'_1 \rightarrow [l: u'_4, r: u'_5] * u'_3 \rightarrow [l: u'_8, r: u'_9] * u'_2 \rightarrow [l: u'_6, r: u'_7]$
- Tractable heap analysis – very popular in SW verification

Describe heap layout with formulae




O'Hearn,  
Reynolds,  
Ishtiaq, Yang:  
Separating  
conjunction  
'\*' rules out  
aliasing!


$$s \rightarrow [u: u'_1, n: s'_1] * s'_1 \rightarrow [u: u'_2, n: s'_2] * s'_2 \rightarrow [u: u'_3, n: 0]$$

$$* u'_1 \rightarrow [l: u'_4, r: u'_5] * u'_3 \rightarrow [l: u'_8, r: u'_9] * u'_2 \rightarrow [l: u'_6, r: u'_7]$$

- Tractable heap analysis – very popular in SW verification
- We use it to prove disjointness of heap regions




$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] \quad * \quad s'_1 \rightarrow [u: u'_2, n: s'_2] \quad * \quad s'_2 \rightarrow [u: u'_3, n: 0] \\
 & * \quad u'_1 \rightarrow [l: u'_4, r: u'_5] \quad * \quad u'_3 \rightarrow [l: u'_8, r: u'_9] \quad * \quad u'_2 \rightarrow [l: u'_6, r: u'_7]
 \end{aligned}$$




- Partitioning the heap  
= partitioning the formula  
describing it

$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] \quad * \quad s'_1 \rightarrow [u: u'_2, n: s'_2] \quad * \quad s'_2 \rightarrow [u: u'_3, n: 0] \\
 & * \quad u'_1 \rightarrow [l: u'_4, r: u'_5] \quad * \quad u'_3 \rightarrow [l: u'_8, r: u'_9] \quad * \quad u'_2 \rightarrow [l: u'_6, r: u'_7]
 \end{aligned}$$




- Partitioning the heap = partitioning the formula describing it
- Add a second 'hook' into the data structure

$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] \quad * \quad s'_1 \rightarrow [u: u'_2, n: s'_2] \quad * \quad s'_2 \rightarrow [u: u'_3, n: 0] \\
 & * \quad u'_1 \rightarrow [l: u'_4, r: u'_5] \quad * \quad u'_3 \rightarrow [l: u'_8, r: u'_9] \quad * \quad u'_2 \rightarrow [l: u'_6, r: u'_7]
 \end{aligned}$$




- Partitioning the heap = partitioning the formula describing it
- Add a second ‘hook’ into the data structure
- ‘Symbolically’ step through loop iterations

$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] \quad * \quad s'_1 \rightarrow [u: u'_2, n: s'_2] \quad * \quad s'_2 \rightarrow [u: u'_3, n: 0] \\
 & * \quad u'_1 \rightarrow [l: u'_4, r: u'_5] \quad * \quad u'_3 \rightarrow [l: u'_8, r: u'_9] \quad * \quad u'_2 \rightarrow [l: u'_6, r: u'_7]
 \end{aligned}$$



- Partitioning the heap = partitioning the formula describing it
- Add a second ‘hook’ into the data structure
- ‘Symbolically’ step through loop iterations


$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] \quad * \quad s'_1 \rightarrow [u: u'_2, n: s'_2] \quad * \quad s'_2 \rightarrow [u: u'_3, n: 0] \\
 & * \quad u'_1 \rightarrow [l: u'_4, r: u'_5] \quad * \quad u'_3 \rightarrow [l: u'_8, r: u'_9] \quad * \quad u'_2 \rightarrow [l: u'_6, r: u'_7]
 \end{aligned}$$



- Partitioning the heap = partitioning the formula describing it
- Add a second ‘hook’ into the data structure
- ‘Symbolically’ step through loop iterations


$$s \rightarrow [u: u'_1, n: s'_1] * s'_1 \rightarrow [u: u'_2, n: s'_2] * s'_2 \rightarrow [u: u'_3, n: 0]$$

$$* u'_1 \rightarrow [l: u'_4, r: u'_5] * u'_3 \rightarrow [l: u'_8, r: u'_9] * u'_2 \rightarrow [l: u'_6, r: u'_7]$$




- Partitioning the heap = partitioning the formula describing it
- Add a second ‘hook’ into the data structure
- ‘Symbolically’ step through loop iterations
- Attach labels to heaplets

$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] \mathbf{a} * s'_1 \rightarrow [u: u'_2, n: s'_2] * s'_2 \rightarrow [u: u'_3, n: 0] \\
 & * u'_1 \rightarrow [l: u'_4, r: u'_5] \mathbf{a} * u'_3 \rightarrow [l: u'_8, r: u'_9] * u'_2 \rightarrow [l: u'_6, r: u'_7]
 \end{aligned}$$




- Partitioning the heap = partitioning the formula describing it
- Add a second ‘hook’ into the data structure
- ‘Symbolically’ step through loop iterations
- Attach labels to heaplets

$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1]_a * s'_1 \rightarrow [u: u'_2, n: s'_2]_a * s'_2 \rightarrow [u: u'_3, n: 0] \\
 & * u'_1 \rightarrow [l: u'_4, r: u'_5]_a * u'_3 \rightarrow [l: u'_8, r: u'_9]_a * u'_2 \rightarrow [l: u'_6, r: u'_7]
 \end{aligned}$$




- Partitioning the heap = partitioning the formula describing it
- Add a second ‘hook’ into the data structure
- ‘Symbolically’ step through loop iterations
- Attach labels to heaplets

$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1]_a * s'_1 \rightarrow [u: u'_2, n: s'_2]_a * s'_2 \rightarrow [u: u'_3, n: 0] \\
 & * u'_1 \rightarrow [l: u'_4, r: u'_5]_a * u'_3 \rightarrow [l: u'_8, r: u'_9]_a * u'_2 \rightarrow [l: u'_6, r: u'_7]
 \end{aligned}$$




- Partitioning the heap = partitioning the formula describing it
- Add a second ‘hook’ into the data structure
- ‘Symbolically’ step through loop iterations
- Attach labels to heaplets

$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] \mathbf{a} * s'_1 \rightarrow [u: u'_2, n: s'_2] \mathbf{a} * s'_2 \rightarrow [u: u'_3, n: 0] \mathbf{b} \\
 & * u'_1 \rightarrow [l: u'_4, r: u'_5] \mathbf{a} * u'_3 \rightarrow [l: u'_8, r: u'_9] \mathbf{a} * u'_2 \rightarrow [l: u'_6, r: u'_7] \mathbf{b}
 \end{aligned}$$



- Partitioning the heap = partitioning the formula describing it
- Add a second 'hook' into the data structure
- 'Symbolically' step through loop iterations
- Attach labels to heaplets

$$\begin{aligned}
 & s \rightarrow [u: u'_1, n: s'_1] \mathbf{a} * s'_1 \rightarrow [u: u'_2, n: s'_2] \mathbf{a} * s'_2 \rightarrow [u: u'_3, n: 0] \mathbf{b} \\
 & * u'_1 \rightarrow [l: u'_4, r: u'_5] \mathbf{a} * u'_3 \rightarrow [l: u'_8, r: u'_9] \mathbf{a} * u'_2 \rightarrow [l: u'_6, r: u'_7] \mathbf{b}
 \end{aligned}$$



- Partitioning the heap = partitioning the formula describing it
- Add a second 'hook' into the data structure
- 'Symbolically' step through loop iterations
- Attach labels to heaplets

$$s \rightarrow [u: u'_1, n: s'_1]_a * s'_1 \rightarrow [u: u'_2, n: s'_2]_a * s'_2 \rightarrow [u: u'_3, n: 0]_b$$

$$* u'_1 \rightarrow [l: u'_4, r: u'_5]_a * u'_3 \rightarrow [l: u'_8, r: u'_9]_a * u'_2 \rightarrow [l: u'_6, r: u'_7]_b$$

Communication-free parallelism: **Never** ... **ab**


- Capture the semantics of a program in terms of heap access
- Specify semantics of program commands
- Examples:


$\{x = y'\} x := 3 \{x = 3\}$  assignment

$\{x \rightarrow y'\} [x] := 3 \{x \rightarrow 3\}$  heap assignment

$\{emp\} new(x) \{x \rightarrow y'\}$  allocation

Propagate formulae through CFG:







- Can't unroll ALL iterations during analysis  
data-dependent loop condition  $b$

```

    {pre0}
l1:  while  $b$  do
      {pre1 ∧  $b$ }
l1:  new(x);
l2:  [x] = 3;
l3:  ...
      {post1}
l4:  end while
  
```



- Can't unroll ALL iterations during analysis  
data-dependent loop condition  $b$
- Instead:  
Symb. execute iterations until a **fix-point** can be established (Magill 2006)  
 $post_i \Rightarrow post_{i-1}$
- Theorem prover to decide



The diagram shows a while loop structure with annotations. At the top, the pre-condition  $\{pre_0\}$  is written. Below it, line 1: is "while  $b$  do". To the right of the loop body, the invariant  $\{pre_1 \wedge b\}$  is written. Line 1: is "new(x);", line 2: is "[x] = 3;", and line 3: is "...". Below the loop body, the post-condition  $\{post_1\}$  is written. Line 4: is "end while". A red curved arrow points from the invariant  $\{pre_1 \wedge b\}$  down to the post-condition  $\{post_1\}$ .

```



```

      {pre0}
l1:   while  $b$  do
      {pre1 ∧  $b$ }
l1:   new(x);
l2:   [x] = 3;
l3:   ...
      {post1}
l4:   end while


```


```




- Case study: High-level synthesis of dynamic data structures
- Challenge
- Motivating example
- Leveraging recent advances in software verification
- **Implementation and results**
- Outlook






## Tree-based $K$ -means clustering



	P	Slices	Clock	Cycles
<b>1 Merger (linked lists)</b>				
Baseline (no par.)	1	574	9.0 ns	21167k
Autom. Parallelization	4	965	8.7 ns	5483k
<b>2 Tree deletion (tree, linked list)</b>				
Baseline (no par.)	1	1521	5.2 ns	901k
Autom. Parallelization	2	4069	6.0 ns	487k
<b>3 K-means (tree, linked list, single heap records)</b>				
Baseline (no par.)	1	2694	6.1 ns	1120k
Autom. Parallelization	2	5618	7.0 ns	606k

	P	Slices	Clock	Cycles	
<b>1 Merger (linked lists)</b>					
Baseline (no par.)	1	574	9.0 ns	21167k	 x4
Autom. Parallelization	4	965	8.7 ns	5483k	
<b>2 Tree deletion (tree, linked list)</b>					
Baseline (no par.)	1	1521	5.2 ns	901k	 x2
Autom. Parallelization	2	4069	6.0 ns	487k	
<b>3 K-means (tree, linked list, single heap records)</b>					
Baseline (no par.)	1	2694	6.1 ns	1120k	 x2
Autom. Parallelization	2	5618	7.0 ns	606k	

	P	Slices	Clock	Cycles	
<b>1 Merger (linked lists)</b>					
Baseline (no par.)	1	574	9.0 ns	21167k	 x4
Autom. Parallelization	4	965	8.7 ns	5483k	
<b>2 Tree deletion (tree, linked list)</b>					
Baseline (no par.)	1	1521	5.2 ns	901k	 x2
Autom. Parallelization	2	4069	6.0 ns	487k	
<b>3 K-means (tree, linked list, single heap records)</b>					
Baseline (no par.)	1	2694	6.1 ns	1120k	 x2
Autom. Parallelization	2	5618	7.0 ns	606k	
Hand-optimized HLS	2	5492	5.5 ns	165k	


Manual loop flattening, pipelining, custom bit widths, data streaming directives, data packing, ...


	P	Slices	Clock	Cycles	
<b>1 Merger (linked lists)</b>					
Baseline (no par.)	1	574	9.0 ns	21167k	x4
Autom. Parallelization	4	965	8.7 ns	5483k	
<b>2 Tree deletion (tree, linked list)</b>					
Baseline (no par.)	1	1521	5.2 ns	901k	x2
Autom. Parallelization	2	4069	6.0 ns	487k	
<b>3 K-means (tree, linked list, single heap records)</b>					
Baseline (no par.)	1	2694	6.1 ns	1120k	x2
Autom. Parallelization	2	5618	7.0 ns	606k	
Hand-optimized HLS	2	5492	5.5 ns	165k	x3.6


Manual loop flattening, pipelining, custom bit widths, data streaming directives, data

- Case study: High-level synthesis of dynamic data structures
- Challenge
- Motivating example
- Leveraging recent advances in software verification
- Implementation and results
- **Outlook**

1. Generating application-specific multi-cache architectures
2. Loop transformations for pipelining
3. Worst-case/ average case bounds on heap usage








Cache  
coherence

Communication-free parallelism:  
Caches are truly private


1. Generating application-specific multi-cache architectures
2. **Loop transformations for pipelining**
3. Worst-case/ average case bounds on heap usage



```


s = PUSH(root, s);
while s!=0 do
  s = POP(&u, s);
  ... do something
  if (u->left!= 0) && (u->right!=0) then
    s = PUSH(u->right, s);
    s = PUSH(u->left, s);
  end if
  delete u;
end while
    
```

Change loop schedule to increase  
distance between dependent iterations



```

s = PUSH(root, s);
while s!=0 do
    s = POP(&u, s);
    ... do something
    if (u->left!= 0) && (u->right!=0) then
        s = PUSH(u->right, s);
        s = PUSH(u->left, s);
    end if
    delete u;
end while
    
```




```

s = PUSH(root, s);
while s!=0 do
  s = POP(&u, s);
  ... do something
  if (u->left!= 0) && (u->right!=0) then
    s = PUSH(u->right, s);
    s = PUSH(u->left, s);
  end if
  delete u;
end while
    
```


Change loop schedule to increase  
distance between dependent iterations

1. Generating application-specific multi-cache architectures
2. Loop transformations for pipelining
3. Worst-case/ average case bounds on heap usage


## Profiling the tree-based clustering app




## Profiling the tree-based clustering app



## Profiling the tree-based clustering app



## Profiling the tree-based clustering app



- Limited HLS support for heap-manipulating programs
- Static analysis of heap-manipulating programs
  - Leveraging recent advances in separation logic
  - Distribute heap across on-chip memory banks
  - Loop parallelization
- **STeffiHLS tool implementation**
  - Automated heap analyzer
  - Source-to-source transformations (synthesizability and parallelization)
  - Successful parallelization using standard HLS tool
- **Future work**
  - Generating application-specific multi-cache architectures
  - Loop transformations for pipelining
  - Compute worst-case/average-case bounds on heap usage

**Thank you for listening.**

**<http://cas.ee.ic.ac.uk/people/fw1811/>**